View DS89C420_199200.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY
DS89C420 Ultra High Speed Microcontroller
www.dalsemi.com
FEATURES
80C52 compatible - 8051 pin and instruction set compatible - Four bidirectional I/O ports - Three 16 bit timer counters - 256 bytes scratchpad RAM On-chip memory - 16k Flash memory - In-Application programmable - In System programmable via serial port - 1k SRAM for MOVX ROMSIZE feature - Selects internal program memory size from 0 to16k - Allows access to entire external memory map - Dynamically adjustable by software High Speed Architecture - One clock per machine cycle - DC to 50 MHz operation - Single cycle instruction in 20 ns - Optional variable length MOVX to access fast/slow peripherals - Dual data pointers with Auto Increment/Decrement and Toggle Select - Supports four paged modes Power Management Mode - Programmable clock divider - Automatic hardware and software exit Two full duplex serial ports Programmable Watchdog timer Thirteen interrupt sources (six external) Five levels of interrupt priority Power Fail Reset Early Warning Power Fail Interrupt
PIN ASSIGNMENT
P1.0/T2 P1.1/T2EX P1.2/RXD1 P1.3/TXD1 P1.4/INT2 P1.5/INT3 P1.6/INT4 P1.7/INT5 RST P3.0/RXD0 P3.1/TXD0 P3.2/INT0 P3.3/INT1 P3.4/T0 P3.5/T1 P3.6/WR P3.7/RD XTAL2 XTAL1 VSS 1 40 2 39 3 38 4 37 5 36 6 35 7 34 8 33 9 32 10 DALLAS 31 11 DS89C420 30 12 29 13 28 14 27 15 26 16 25 17 24 18 23 19 22 20 21 VCC P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 EA/VPP ALE/PROG PSEN P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 P2.1 P2.0
40-Pin DIP
6 7 1 40 39
DALLAS DS89C420
17 18 28
29
44-Pin PLCC
33 23
34 DALLAS DS89C420
22
44
12
1
11
44-Pin TQFP
1 of 58
092200
DS89C420
DESCRIPTION
The DS89C420 offers the highest performance available in 8051-compatible microcontrollers. It features a redesigned processor core which executes every 8051 instruction up to 12 times faster than the original for the same crystal speed, thus allowing very significant improvements using the same code and crystal. The DS89C420 offers a maximum crystal speed of 50 MHz, achieving execution rates up to 50 MIPs for short instructions. The DS89C420 is pin-compatible with all three packages of the standard 8051 and includes standard resources such as three timer/counters, serial port, and four 8-bit I/O ports. It features 16 kbits of "In System Programmable" flash memory which can be programmed in system from an I/O port using a built in program memory loader or from resident user software. It can also be loaded externally using standard commercially available programmers. Besides greater speed, the DS89C420 includes 1 kbits of data RAM, a second full hardware serial port, seven additional interrupts, two more levels of interrupt priority, programmable Watchdog timer, Brown-out Monitor, and Power-Fail Reset. The device also provides dual data pointers (DPTRs) to speed-up block data memory moves and this feature is further enhanced with a new selectable Automatic Increment/Decrement and Toggle Select operation . The speed of MOVX data memory access can be adjusted by adding stretch values up to ten machine cycle times for flexibility in selecting external memory and peripherals. A Power Management Mode (PMM) uses significantly lower power consumption by slowing the CPU execution rate from 1 clock period per cycle to 1024 clock periods per cycle. A selectable switchback feature can automatically cancel this mode to enable a normal speed response to interrupts. The EMI reduction feature disables the ALE signal when the processor is not accessing external memory.
ORDERING INFORMATION:
PART NUMBER DS89C420 - MCS DS89C420 - QCS DS89C420 - ECS DS89C420 - MNS DS89C420 - QNS DS89C420 - ENS PACKAGE 40-pin plastic DIP 44-pin PLCC 44-pin TQFP 40-pin plastic DIP 44-pin PLCC 44-pin TQFP MAX. CLOCK SPEED 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz TEMPERATURE RANGE O 0 C to+70OC 0OC to+70OC 0OC to+70OC -40OC to +85OC -40OC to +85OC -40OC to +85OC
2 of 58
DS89C420
DS89C420 BLOCK DIAGRAM Figure 1
Control & Sequencer
Interrupt
SFRs
PC AR Inc AR
Internal Registers
CPU
DPTR DPTR1 SP
Decoder IR
Internal Control Bus
Address Bus
Serial I/O
Timer/ Counters
1Kx 8 RAM
16K x 8 Flash
I/O Ports
Watchdog Timer & Power Manager
Clock & Reset
Memory Control
ROM Loader
ALE/PROG
XTAL1
XTAL2
RST
PSEN
EA
P0 P1 P2 P3
3 of 58
DS89C420
PIN DESCRIPTION Table 1
DIP 40 20 9 PLCC 12, 44 1 , 22, 23, 34 10 TQFP 6, 38 16, 17, 28, 39 4 SIGNAL NAME VCC GND RST VCC - +5V GND - Logic Ground. External Reset. The RST input pin is bi-directional and contains a Schmitt Trigger to recognize external active high Reset inputs. The pin also employs an internal pulldown resistor to allow for a combination of wire OR'd external reset sources. An RC is not required for power-up, as the device provides this function internally. XTAL1, XTAL2 - The crystal oscillator pins XTAL1 and XTAL2 provide support for fundamental mode parallel resonant, AT cut crystals. XTAL1 also acts as an input if there is an external clock source in place of a crystal. XTAL2 serves as the output of the crystal amplifier. Program Store Enable output. This signal is commonly connected to optional external program memory memory as a chip enable. PSEN provides an active low pulse and is driven high when external program memory is not being accessed. Address Latch Enable Functions as a clock to latch the external address LSB from the multiplexed address/data bus on Port 0. This signal is commonly connected to the latch enable of an external 373 family transparent latch. In default mode, ALE has a pulse width of 1.5 XTAL1 cycles and a period of four XTAL1 cycles. In page mode, the ALE pulse width is altered according to the page mode selection. ALE is forced high when using the EMI reduction mode and during a reset condition. ALE can be enabled by writing ALEON=1 (PMR.2). Note that ALE operates independently of ALEON during external memory accesses. As an alternate mode, this pin ( PROG ) is used to execute the parallel program function Port 0 (AD0-7) - I/O. Port 0 is an open-drain 8-bit bidirectional I/O port. As an alternate function, Port 0 can function as the multiplexed address/data bus to access off-chip memory. During the time when ALE is high, the LSB of a memory address is presented. When ALE falls to a logic 0, the port transitions to a bidirectional data bus. This bus is used to read external program memory and read/write external RAM or peripherals. When used as a memory bus, the port provides weak pull-ups for logic 1 outputs. The reset condition of Port 0 is tri-state. Pullup resistors are required when using Port 0 as an I/O port. Port 1 - I/O. Port 1 functions as both an 8-bit bidirectional I/O port and an alternate functional interface for timer 2 I/O, new external interrupts, and new serial port 1. The reset condition of Port 1 is with all bits at a logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input state, since any external circuit that writes to the port will overcome
4 of 58
DESCRIPTION
19 18
21 20
15 14
XTAL1 XTAL2
29
32
26
PSEN
30
33
27
ALE/ PROG
39 38 37 36 35 34 33 32 1-8
43 42 41 40 39 38 37 36 2-9
37 36 35 34 33 32 31 30 40-44
P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3) P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) P1-0-P1-7
DS89C420
DIP
PLCC
TQFP
SIGNAL NAME
DESCRIPTION the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes the output high (and input) state. The alternate functions of Port 1 are outlined below: Port P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 Alternate Function T2 External I/O for timer/Counter2 T2EX Timer 2 Capture/Reload Trigger RXD1 Serial Port 1 Receive Input TXD1 Serial Port 1 Transmit Output INT2 External Interrupt 2 (Positive Edge Detect)
INT3
1 2 3 4 5 6 7 8 21 22 23 24 25 26 27 28
2 3 4 5 6 7 8 9 24 25 26 27 28 29 30 31
40 41 42 43 44 1 2 3 18 19 20 21 22 23 24 25
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 P2.0 (A8) P2.1 (A9) P2.2(A10) P2.3(A11) P2.4(A12) P2.5(A13) P2.6(A14) P2.7(A15)
INT4
INT5
External Interrupt 3 (NegativeEdge Detect) External Interrupt 4 (Positive Edge Detect) External Interrupt 5 (NegativeEdge Detect)
Port 2 (A8-15) - I/O. Port 2 is an 8-bit bidirectional I/O port. The reset condition of Port 2 is logic high. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes both the output high and input state. As an alternate function Port 2 can function as the MSB of the external address bus when reading external program memory and read/write external RAM or peripherals. In Page Mode 1, Port 2 provides both the MSB and LSB of the external address bus and in Page Mode 2, it provides the MSB and data.
5 of 58
DS89C420
DIP 10-17
PLCC 11,13-19
TQFP 5, 7-13
SIGNAL NAME P3.0-P3.7
DESCRIPTION Port 3 - I/O. Port 3 functions as both an 8-bit bi-directional I/O port and an alternate functional interface for External Interrupts, Serial Port 0, timer 0 and 1 Inputs, and RD and WR strobes. The reset condition of Port 3 is with all bits at a logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes both the output high and input state. The alternate modes of Port 3 are outlined below : Port P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 Alternate Function RXD0 Serial Port 0 Receive Input TXD0 Serial Port 0 Transmit Output
INT0 INT1
10 11 12 13 14 15 16 17 31
11 13 14 15 16 17 18 19 35
5 7 8 9 10 11 12 13 29
EA
External Interrupt 0 External Interrupt 1 timer 0 External Input timer 1 External Input External Data Memory Write Strobe External Data Memory Read Strobe
T0 T1
WR
RD
External Access Allows selection of internal or external Program Memory. Connect to ground to force the DS89C420 to use an external memory program memory. The internal RAM is still accessible as determined by register settings. Connect to VCC to use internal Flash memory.
6 of 58
DS89C420
COMPATIBILITY
The DS89C420 is a fully static CMOS 8051-compatible microcontroller similar in functional features to the DS87C520 but with much higher performance. In most cases the DS89C420 can drop into an existing socket for the 8xc51 family to improve the operation significantly. While remaining familiar to 8051 family users, it has many new features. The DS89C420 runs the standard 8051 family instruction set and is pincompatible with DIP, PLCC or TQFP packages. In general, software written for existing 8051 based systems works without modification on the DS89C420 with the exception of critical timing routines since the DS89C420 performs its instructions much faster than the original for any given crystal selection. The DS89C420 provides three 16-bit timer/counters, full-duplex serial port (2), 256 bytes of direct RAM plus 1 kbits of extra MOVX RAM. I/O ports can operate as in standard 8051 products. Timers will default to a 12 clocks per cycle operation to keep their timing compatible with original 8051 family systems. However, timers are individually programmable to run at the new 1 clock per cycle if desired. The DS89C420 provides several new hardware features implemented by new SFRs.
PERFORMANCE OVERVIEW
The DS89C420 features a completely redesigned high-speed 8051 compatible core and allows operation at a higher clock frequency. This updated core does not have the dummy memory cycles that are present in a standard 8051. A conventional 8051 generates machine cycles using the clock frequency divided by 12. In the DS89C420, the same machine cycle takes one clock. Thus the fastest instructions execute twelve times faster for the same crystal frequency. It should be noted that this speed improvement will be reduced when using external memory access modes requiring more than one clock per cycle. Improvement of individual programs will depend on the actual instructions used. Speed sensitive applications would make the most use of instructions that are 12 times faster. However, the sheer number of 12-to-1 improved opcodes makes dramatic speed improvements likely for any code. These architecture improvements produce instruction cycle times as low as 20 ns (50 MIPs). The Dual Data Pointer feature also allows the user to eliminate wasted instructions when moving blocks of memory. The new Page Modes allow for increased efficiency in external memory accesses.
INSTRUCTION SET SUMMARY
All instructions perform the same functions as their 8051 counterparts. Their effect on bits, flags, and other status functions is identical. However, the timing of each instruction is different. This applies both in absolute and relative number of clocks. For absolute timing of real-time events, the timing of software loops can be calculated using information given in the Instruction Set table. However, counter/timers default to run at the older 12 clocks per increment. In this way, timer-based events occur at the standard intervals with software executing at higher speed. Timers optionally can run at lower numbers of clocks per increment to take advantage of faster processor operation. The relative time of some instructions might be different in the new architecture than it was previously. For example, in the original architecture, the "MOVX A, @DPTR" instruction and the "MOV direct, direct" instruction used two machine cycles or 24 oscillator cycles. Therefore, they required the same amount of time. In the DS89C420, the MOVX instruction takes as little as two machine cycles or two oscillator cycles but the "MOV direct, direct" uses three machine cycles or 3 oscillator cycles. While both are faster than their original counterparts, they now have different execution times. This is because the DS89C420 usually uses one machine cycle for each instruction byte and requires one cycle for execution. The user concerned with precise program timing should examine the timing of each instruction to become familiar with the changes. 7 of 58
DS89C420
Many instructions require only one machine cycle, but others require more. In the original architecture, all were one or two machine cycles except for MUL and DIV.
SPECIAL FUNCTION REGISTERS (SFRs)
All peripherals and operations that are not explicit instructions in the DS89C420 are controlled via SFRs. The most common features basic to the architecture, are mapped to the SFRs. These include the CPU registers (ACC, B and PSW), data pointers (DPTRs), stack pointer, I/O ports, timer/counters and serial ports. In many cases, an SFR will control an individual function or report the function's status. The SFRs reside in register locations 80h-FFh and are only accessible by direct addressing. SFRs whose addresses end in 0h or 8h are bit-addressable. All standard SFR locations from the 8051 are duplicated in the DS89C420 and several SFRs have been added for the unique features of the DS89C420. Most of these features are controlled by bits in SFRs located in unused locations in the 8051 SFR map. This allows for increased functionality while maintaining complete instruction set compatibility. Table 2, "Special Function Registers", summarizes the SFRs and their locations. Table 3, "SFR Reset Value", specifies the default reset condition for all SFR bits.
DATA POINTERS
The data pointers (DPTR and DPTR1) are used to assign a memory address for the MOVX instructions. This address can point to a MOVX RAM location (on-chip or off-chip), or a memory mapped peripheral. Two pointers are useful when moving data from one memory area to another, or when using a memory mapped peripheral for both source and destination addresses. The user can select the active pointer via a dedicated SFR bit (Sel = DPS.0), or can activate an automatic toggling feature for altering the pointer selection (TSL = DPS .5). An additional feature if selected, provides automatic incrementing or decrementing of the current DPTR.
STACK POINTER
The Stack Pointer denotes the register location at the top of the Stack, which is the last used value. The user can place the Stack anywhere in the scratchpad RAM by setting the Stack Pointer to the desired location, although the lower bytes are normally used for working registers.
I/O PORTS
The DS89C420 offers four 8-bit I/O ports. Each I/O port is represented by an SFR location, and can be written or read. The I/O port has a latch that contains the value written by software. In general, software reads the state of external pins during a read operation.
COUNTER/TIMERS
Three 16-bit timer/counters are available in the DS89C420. Each timer is contained in two SFR locations that can be read or written by software. The timers are controlled by other SFRs described in "SFR Bit Description," in the DS89C420 User's Guide.
8 of 58
DS89C420
SERIAL PORTS
The DS89C420 provides two UARTs which are controlled and accessed by SFRs. Each UART has an address that is used to read and write the UART. The same address is used for both read and write operations, and the read and write operations are distinguished by the instruction. Each UART is controlled by its own SFR control register.
SPECIAL FUNCTION REGISTERS Table 2
Register P0 SP DPL DPH DPL1 DPH1 DPS PCON TCON TMOD TL0 TL1 TH0 TH1 CKCON P1 EXIF CKMOD SCON0 SBUF0 ACON P2 IE SADDR0 SADDR1 P3 IP1 IP0 SADEN0 SADEN1 SCON1 SBUF1 ROMSIZE BP2 Addr 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 90h 91h 96h 98h 99h 9Dh A0h A8h A9h AAh B0h B1h B8h B9h BAh C0h C1h C2h C3h Bit7 P0.7 Bit6 P0.6 Bit5 P0.5 Bit4 P0.4 Bit3 P0.3 Bit2 P0.2 Bit1 P0.1 Bit0 P0.0
ID1 SMOD_0 TF1 GATE
ID0 TSL SMOD0 OFDF TR1 C/ T TF0 M1
AID OFDE TR0 M0
GF1 IE1 GATE
GF0 IT1 C/ T
STOP IE0 M1
SEL IDLE IT0 M0
WD1
INT5
IE5
WD0 INT4 IE4
T2M
INT3
SM0/FE_0 SM1_0 PAGEE P2.7 EA PAGES 1 P2.6 ES1
IE3 T2MH SM2_0 PAGES0 P2.5 ET2
T1M INT2 IE2 T1MH REN_0 P2.4 ES0
T0M TXD1 CKRY T0MH TB8_0 P2.3 ET1
MD2 RXD1 RGMD RB8_0 P2.2 EX1
MD1 T2EX RGSL TI_0 P2.1 ET0
MD0 T2 BGS RI_0 P2.0 EX0
RD
WR
-
MPS1 LPS1
T1 MPT2 LPT2
T0 MPS0 LPS0
INT1
INT0
MPT1 LPT1
MPX1 LPX1
TXD0 MPT0 LPT0
RXD0 MPX0 LPX0
SM0/FE_1 SM1_1 HBPF BPF -
SM2_1 TE LB3
REN_1 MOVCX LB2
9 of 58
TB8_1 PRAME LB1
RB8_1 RMS2 MS2
TI_1 RMS1 MS1
RI_1 RMS0 MS0
DS89C420
Register PMR STATUS TA T2CON T2MOD RCAP2L RCAP2H TL2 TH2 PSW FCNTL FDATA WDCON BPA1 BPA2 ACC EIE B EIP1 EIP0
Addr C4h C5h C7h C8h C9h CAh CBh CCh CDh D0h D5h D6h D8h DBh DCh E0h E8h F0h F1h F8h
Bit7 CD1 PIS2 TF2
Bit6 CD0 PIS1 EXF2
Bit5 SWB PIS0 RCLK
Bit4 CTM TCLK
Bit3 4X/ 2X SPTA1 EXEN2
Bit2 ALEON SPRA1 TR2
Bit1 DME1 SPTA0 C/ T 2 T2OE
Bit0 DME0 SPRA0 CP/ RL2 DCEN
CY
FBUSY
AC FERR POR
F0
RS1
RS0 FC3 WDIF
OV FC2 WTRF
F1 FC1 EWT
P FC0 RWT
SMOD_1
EPFI
PFI
-
-
-
EWDI MPWDI LPWDI
EX5 MPX5 LPX5
EX4 MPX4 LPX4
EX3 MPX3 LPX3
EX2 MPX2 LPX2
SFR RESET VALUE Table 3
Register P0 SP DPL DPH DPL1 DPH1 DPS PCON TCON TMOD TL0 TL1 TH0 TH1 CKCON P1 EXIF CKMOD SCON0 Addr 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 90h 91h 96h 98h Bit7 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 Bit6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 Bit5 1 0 0 0 0 0 0 Special 0 0 0 0 0 0 0 1 0 0 0
10 of 58
Bit4 1 0 0 0 0 0 0 Special 0 0 0 0 0 0 0 1 0 0 0
Bit3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Special 0 0
Bit2 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 Special 1 0
Bit1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Special 1 0
Bit0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0
DS89C420
Register SBUF0 ACON P2 IE SADDR0 SADDR1 P3 IP1 IP0 SADEN0 SADEN1 SCON1 SBUF1 ROMSIZE BP2 PMR STATUS TA T2CON T2MOD RCAP2L RCAP2H TL2 TH2 PSW FCNTL FDATA WDCON BPA1 BPA2 ACC EIE B EIP1 EIP0
Addr 99h 9Dh A0h A8h A9h AAh B0h B1h B8h B9h BAh C0h C1h C2h C3h C4h C5h C7h C8h C9h CAh CBh CCh CDh D0h D5h D6h D8h DBh DCh E0h E8h F0h F1h F8h
Bit7 0 0 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 1 1
Bit6 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 0 0 0 0 0 Special 0 0 0 1 0 1 1
Bit5 0 0 1 0 0 0 1 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 1 1
Bit4 0 1 1 0 0 0 1 0 0 0 0 0 0 1 0 1 1 0 1 0 0 0 0 0 1 0 Special 0 0 0 0 0 0 0
Bit3 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit2 0 1 1 0 0 0 1 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0 Special 0 0 0 0 0 0 0
Bit1 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 Special 0 0 0 0 0 0 0
Bit0 0 1 1 0 0 0 1 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
11 of 58
DS89C420
MEMORY ORGANIZATION
There are three distinct memory areas in the DS89C420: scratch-pad registers, program memory and data memory. All registers are located on-chip but the program and data memory spaces can be either on-chip, off-chip, or both. There are 16 kbytes of on-chip program memory implemented in Flash memory, and 1 kbytes of on-chip data memory space which can be configured as program space using the ROMSIZE feature. The DS89C420 uses a memory addressing scheme that separates program memory from data memory. The program and data segments can be overlapped since they are accessed in different ways. If the maximum address of on-chip program or data memory is exceeded, the DS89C420 will perform an external memory access using the expanded memory bus. The PSEN signal will go active low to serve as a chip enable or output enable when performing a code fetch from external program memory. MOVX instructions will activate the RD or WR signal for external data memory access. The lower 128 bytes of on-chip Flash memory are used to store reset and interrupt vectors. The programmable on-chip program memory feature allows software to dynamically configure the maximum address of on-chip program memory. This allows the DS89C420 to act as a boot loader for an external Flash or nonvolatile SRAM. It also enables the use of the overlapping external program spaces.
256 bytes of on-chip RAM serve as a register area and program stack, which are separated from the data memory.
REGISTER SPACE
Registers are located in the 256 bytes of on-chip RAM, which can be divided into two sub-areas of 128 bytes each as illustrated in Figure 2, "Memory Map". Separate classes of instructions are used to access the registers and the program/data memory. The upper 128 bytes are overlapped with the 128 bytes of SFRs in the memory map. The upper 128 bytes of Scratchpad RAM are accessed by indirect addressing and the SFR area is accessed by direct addressing. The lower 128 bytes can be accessed by direct or indirect addressing. In the lower 128 bytes of Scratchpad RAM, there are four banks of eight Working Registers each. The Working Registers are general purpose RAM locations that can be addressed within the selected bank by any instructions that use R0-R7. The register bank selection is controlled via the Program Status Register in the SFR area. The contents of the Working Registers can be used for indirect addressing of the upper 128 bytes of Scratchpad RAM. To support the Boolean operations, there are individually addressable bits in both the RAM and SFR areas. In the Scratchpad RAM area, registers 20h to 2Fh are bit addressable by software using Boolean operation instructions. Another use of the scratchpad RAM area is for the Stack. The Stack Pointer in the SFRs is used to select storage locations for program variables and for return addresses of control operations.
12 of 58
DS89C420
MEMORY MAP Figure 2
FFFF
Note: The hatched areas shown on the internal and external memory are disabled on power-up (Default)
FFFF
INTERNAL MEMORY
03FF
1K x 8 SRAM Data OR prog mem addr from 400 - 7FF
4000
INTERNAL REGISTERS
SCRATCH PAD
0000 3FFF
External Program Memory
External Data Memory
128 Bytes SFR
FF
128 Bytes Indirect Addressing
80
7F
8K x 8 Flash Memory (Program)
2000
1FFF
2F 20 1F
Bit Addressable
Bank 3 Bank 2 Bank 1 Bank 0
8K x 8 Flash Memory (Program)
0000 0000
03FF
00
0000
Non-useable if Internal SRAM is activated
MEMORY CONFIGURATION
As illustrated in Figure 2, "Memory Map," the DS89C420 incorporates two 8 kbytes Flash memories for onchip program memory and a 1 kbytes of SRAM for on-chip data memory or a particular range (400 -7FF) of "alternate" program memory space The DS89C420 uses an address scheme that separates program memory from data memory, such that the 16-bit address bus can address each memory area up to 64 kbytes.
13 of 58
DS89C420
PROGRAM MEMORY ACCESS
On-chip program memory begins at address 0000h and is contiguous through 3FFFh (16 kbits). Exceeding the maximum address of on-chip program memory causes the device to access off-chip memory. However, the maximum on-chip decoded address is selectable by software using the ROMSIZE feature. Software can cause the DS89C420 to behave like a device with less on-chip memory. This is beneficial when overlapping external memory, such as Flash, is used. The maximum memory size is dynamically variable. Thus a portion of memory can be removed from the memory map to access off-chip memory, then restored to access on-chip memory. In fact, all of the on-chip memory can be removed from the memory map allowing the full 64 kbits memory space to be addressed from off-chip memory. Program memory addresses that are larger than the selected maximum are automatically fetched from outside the part via Ports 0 and 2. A depiction of the memory map is shown in Figure 2. The ROMSIZE register is used to select the maximum on-chip decoded address for program memory. Bits RMS2, RMS1, RMS0 have the following effect:
RMS2 0 0 0 0 1 1 1 1 RMS1 0 0 1 1 0 0 1 1 RMS0 0 1 0 1 0 1 0 1 Maximum on-chip program memory Address 0k 1k/03FFh 2k/07FFh 4k/0FFFh 8k/1FFFh 16k (default)/3FFFh Invalid - reserved Invalid - reserved
The reset default condition is a maximum on-chip program memory address of 16 kbits. When accessing external program memory, the first 16 kbits would be inaccessible. To select a smaller effective program memory size, software must alter bits RMS2-RMS0. Altering these bits requires a Timed Access procedure as explained later. Care should be taken so that changing the ROMSIZE register does not corrupt program execution. For example, assume that a DS89C420 is executing instructions from internal program memory near the 12 kbits boundary (~3000h) and that the ROMSIZE register is currently configured for a 16 kbits internal program space. If software reconfigures the ROMSIZE register to 4 kbits (0000h-0FFFh) in the current state, the device will immediately jump to external program execution because program code from 4 kbits to 16 kbits (1000h-3FFFh) is no longer located on-chip. This could result in code misalignment and execution of an invalid instruction. The recommended method is to modify the ROMSIZE register from a location in memory that will be internal (or external) both before and after the operation. In the above example, the instruction which modifies the ROMSIZE register should be located below the 4 kbits (1000h) boundary, so that it will be unaffected by the memory modification. The same precaution should be applied if the internal program memory size is modified while executing from external program memory. For non- page mode operations, off-chip memory is accessed using the multiplexed address/data bus on P0 and the MSB address on P2. While serving as a memory bus, these pins are not I/O ports. This convention follows the standard 8051 method of expanding on-chip memory. Off-chip program memory access also occurs if the EA pin is a logic 0. EA overrides all bit settings. The PSEN signal will go active (low) to serve as a chip enable or output enable when Ports 0 and 2 fetch from external program memory.
14 of 58
DS89C420
The RD and WR signals are used to control the external data memory device. Data memory is accessed by MOVX instructions. The MOVX@Ri instruction uses the value in the designated working register to provide the LSB of the address, while Port 2 supplies the address MSB. The MOVX@DPTR instruction uses one of the two data pointers to move data over the entire 64 kbits external data memory space. Software selects the data pointer to be used by writing to the SEL bit (DPS.0). The DS89C420 also provides a user option for high-speed external memory access by reconfiguring the external memory interface into page mode operation.
NOTE:
When using the original 8051 expanded bus structure the throughput is reduced by 75% compared with that of internal operations. This is due to the CPU being stalled for three out of four clocks waitng for the data fetch which takes four clocks. Page mode 1 is the only external addressing mode where the CPU does not stall for external memory access.
ON-CHIP PROGRAM MEMORY
The full on-chip program memory range can be fetched by the processor automatically. The reset routines and all interrupt vectors are located in the lower 128 bytes of the on-chip program memory area. On-chip program memory is logically divided into two 8 kbits Flash memory banks to support in-application programming. The on-chip program memory is designed to be programmed in-application with the standard 5 volt VCC supply under the control of the user software or by using a built-in program memory Loader. It can also be programmed in standard Flash or EPROM programmers. The DS89C420 incorporates a Memory Management Unit (MMU) and other hardware to support any of the three programming methods. The MMU controls program and data memory access, and provides sequencing and timing controls for programming of the on-chip program memory. There is also a separate Security Flash block which is used to support a standard three-level lock, a 64-byte encryption array and other Flash options.
SECURITY FEATURES
The DS89C420 incorporates a 64-byte encryption array, allowing the user to verify program codes while viewing the data in encrypted form. The encryption array is implemented in a Security Flash memory Block which has the same electrical and timing characteristics as the on-chip program memory. Once the encryption array is programmed to non-FFh, the data presented in the verify mode is encrypted. Each byte of data is XNOR'ed with a byte in the encryption array during verification. There is also a three-level lock that restricts viewing of the internal program and data memory contents. By programming the three lock bits, the user may select a level of security as specified in Table 4, "Flash Memory Lock Bits".
NOTE:
The read/write accessibility of the Flash memory during in-application programming is not affected by the state of the lock bits. However, the lock bits do affect the read/write accessibility in program memory Loader and parallel programming modes. Once a security level is selected and programmed, the setting of the lock bits remains. Only a mass erase will erase these bits and allow reprogramming the security level to a less restricted protection.
15 of 58
DS89C420
FLASH MEMORY LOCK BITS Table 4
Level LB1 LB2 LB3 Protection
1 2
1 0
1 1
1 1
3 4
X X
0 X
1 0
No program lock. Encrypted verify if encryption array is programmed. Prevent MOVC in external memory from reading program code in internal memory. EA is sampled and latched on reset. Allow no further parallel or program memory Loader programming. Level 2 plus no verify operation. Also prevent MOVX in external memory from reading internal SRAM. Level 3 plus no external execution.
The DS89C420 provides user selectable options that must be set before beginning software execution. The Option Control Register uses Flash bits rather than SFRs, and is individually erasable and programmable as a byte wide register. Bit 3 of this register is defined as the Watchdog POR default. Setting this bit to 1 disables the Watchdog reset function on power-up, and clearing this bit to 0 enables the Watchdog reset function automatically. Other bits of this register are undefined and will be at logic 1 when read. The value of this register can be read at address FCh in Parallel Programming mode or executing a Verify Option Control Register instruction in ROM Loader or In-Application Programming mode. The signature bytes can be read in program memory Loader mode or in parallel programming mode. Reading data from addresses 30h, 31h and 60h provides signature information on manufacturer, part and extension as follows:
Address 30h 31h 60h Value DAh 42h 01h Meaning Manufacturer ID DS89C420 Device ID Device extension
IN-APPLICATION PROGRAMMING BY USER SOFTWARE
The DS89C420 supports in-application programming of on-chip Flash memory by user software. Inapplication programming is initiated by writing a Flash command into the Flash Control (FCNTL:D5h) register to enable the Flash memory for erase/program/verify operations. Address and data are input into the MMU via the Flash Data (FDATA:D6h) register. The Flash command also enables read/write accesses to the FDATA. The MMU's sequencer provides the operation sequences and control functions to the Flash memory. The MMU is designed to operate independently from the processor except for read/write access to the SFRs. Only the upper 8 kilobytes of the on-chip program memory can be in-application programmed by the user software. The lower 8 kilobytes of the on-chip program memory contain system hardware dependent codes that are crucial to system operation and should not be altered during in-application programming. To update the lower 8 kilobytes, the user software must first update new codes in the upper 8 kilobyte memory bank. Once the new codes are updated and verified, the user software must complement the logic state of the Memory Bank Select before forcing a reset. The Memory Bank Select is a nonvolatile memory cell which can be set or reset by the MMU, and its logic state determines which memory bank is to be used as the lower bank. A reset automatically configures the memory banks in an addressing order defined by the logic state of the Memory Bank Select. The System Reset command can be used by software to force a system reset after
16 of 58
DS89C420
changing the Memory Bank Select. A reset effectively replaces the original codes with the newly updated codes by switching the memory banks. The original upper memory bank becomes the lower memory bank with starting address at 0000h. The original lower program memory bank is now the upper program memory bank (starting address at 2000h) and can be erased and reprogrammed as needed. All Flash operations are self-timed. The progress of an erase or programming operation can be monitored by the user software via the Flash Busy (FBUSY;FCNTL.7) bit with a reset value at logic 1. A selected operation automatically starts when required data is written to the FDATA SFR. The MMU clears the FBUSY bit to indicate the start of a write/erase operation. This bit is held low until either the end of the operation, or an error indicator is returned. A Flash operating failure terminates the current operation and sets the Flash Error Flag (FERR;FCNTL.6) to a logic 1. Both the Busy and Error Flags are read-only bits. Read/write access during in-application programming is not affected by the state of the lock bits. The Flash Command (FC3-FC0;FCNTL.3:0) bits provide Flash commands as listed in Table 5.
IN-APPLICATION PROGRAMMING COMMANDS Table 5
FC3:FC0 Command Operation
0000 0001
0010
0011
0100
1000
1001
Read Mode Default state. All Flash blocks are in read mode. Verify Option Control Register Read data from the Option Control Register. Data is available in the FDATA at the end of the following machine cycle. FDATA.3 is the logic value of the Watchdog POR default setting. Verify Security Block Read a byte of data from the Security Block. After the address byte is written to the FDATA, data is available in the FDATA at the end of the following machine cycle. (Lock bits are addressed at 40h and FDATA.5:3 are the logic value of LB1, LB2 and LB3, respectively.) Verify Upper Program Read a byte of data from upper Flash memory bank Memory Bank (address range from 2000h to 3FFFh). The first and second byte writes to the FDATA are the upper and lower byte of the address. Data is available in the FDATA at the end of the following machine cycle after the second address byte is written. Verify Bank Select Read the logic value of the Bank Select. Data is available in the FDATA at the end of the following machine cycle and the LSB (FDATA.4) is the data output for Bank Select. Complement Memory Bank Complement the logic value of the program Memory Select Bank Select.
Write Option Control Register Write to the Option Control Register as data is written to FDATA. Bit 3 of the data byte represents the Watchdog POR default setting.
17 of 58
DS89C420
FC3:FC0
1010
Command
Write Security Block
Operation
Write a byte of data to the Security Block at a selected location as addressed by the first byte write to the FDATA. The second write to the FDATA is the data byte. (Lock bits are addressed at 40h and the FDATA 5:3 represents lock bit LB3, LB2 and LB1, respectively.) Write a byte of code to the upper Flash memory bank (address range from 2000h to 3FFFh). The first and second byte writes to the FDATA are the upper byte and the lower byte of the address. The third write to the FDATA is the data byte. Erase the Option Control Register. The contents of this register will be returned to FFh. This operation will disable the Watchdog reset function on power-up. Erase the Security Flash block that contains the 64-byte Encryption Array and the lock bits. The content of every memory location will be turned into FFh. Erase the upper 8 kilobytes of Flash memory bank. The contents of every memory location will be returned to FFh. System reset. This command is used to cause a system reset which effectively switches the order of the internal memory banks if the Memory Bank Select has been complemented.
1011
Write Upper Program Memory Bank
1100
Erase Option Control Register
1101
Erase Security Block
1110 1111
Erase Upper Program Memory Bank System Reset
The Flash Command bits are cleared to 0 on all forms of reset, and it is important for the user software to clear these bits to 0 to return the flash memory to read mode from erase/program operation. This setting is a "no operation" condition for the MMU which allows the processor to return to its normal execution. Note that the Busy and Error flags have no function in normal Flash read mode. The FCNTL SFR can only be written using timed access. This procedure provides protection against inadvertent erase/program operation on the Flash memory. Any command written to the FCNTL during a Flash operation is ignored (FBUSY=0). To ensure data integrity, an erase command sequence should be reinitiated if an erase or program operation is interrupted by a reset.
ROM LOADER
The full 16 kbits of on-chip Flash program memory space, Security Flash block and external SRAM can be programmed in-system from an external source via serial port 0 under the control of a built-in ROM Loader. The ROM Loader Loader also has an auto-baud feature which determines which baud rate frequencies are being used for communication and sets up the baud rate generator for communication at that frequency. When the DS89C420 is powered up and has entered its user operating mode, the ROM Loader mode can be invoked at any time by forcing RST = "1", EA = "0"and PSEN to transition from a "1" to "0". It will remain in effect until power-down or when the condition (RST=1 and PSEN = EA = "0") is removed. Entering the ROM Loader mode will force the processor to start fetching from the 2k internal ROM for program memory initialization and other loader functions.
18 of 58
DS89C420
The read/write accessibility is determined by the state of the lock bits which can be verified directly by the ROM Loader. In the ROM Loader mode, a mass erase operation also erases the Memory Bank Select and sets it to the default state. Otherwise the Memory Bank Select cannot be altered in the ROM Loader mode. Flash programming is executed by a series of internal Flash commands which are derived (by the built-in ROM Loader) from data transmitted over the serial interface from a host PC. ROM Loader software for the creation of required commands (for flash or external data memory) from the host PC is available from Dallas Semiconductor, titled KIT420. Full details of the ROM Loader software and its implementation is given in the DS89C420 User's Guide.
PARALLEL PROGRAMMING
The DS89C420 allows parallel programming of its internal Flash memory compatible with standard Flash or EPROM programmers. In parallel programming mode, a mass erase command is used to erase all memory locations in the 16 kbits program memory, the Security block and the Memory Bank Select. Erasing of the Memory Bank Select sets it to the default state; the Memory Bank Select cannot be altered otherwise. If lock bit LB2 has not been programmed, the program code can be read back for verification. The state of the lock bits can also be verified directly in the parallel programming mode. One instruction is used to read signature information (at addresses 30, 31 and 60h). Separate instructions are used for the Option Control Register. The following sequence can be used to program the flash memory in the parallel programming mode: 1. The DS89C420 is powered up and running at a clock speed between 4 and 6 MHz. 2. Set RST = EA = 1 and PSEN = 0. 3. Apply the appropriate logic combination to pins P2.6, P2.7, P3.6 and P3.7 to select one of the Flash instructions shown in Table 8. For program operation, apply the desired address to pins P1.7:0 and P2.5:0. Data is written to port 0. For verify operation, apply the desired address to pins P1.7:0 and P2.5:0. Data is read at port 0. 4. Pulse ALE/ PROG once to perform an erase/program operation. 5. Repeat steps 3 and 4 as necessary.
19 of 58
DS89C420
PARALLEL PROGRAMMING INSTRUCTION SET Table 7
Instruction Mass Erase P2.5:0, P1.7:0 Don't care P0.7:0 Don't care
PROG
P2.6 P2.7 P3.6 P3.7 H L L L
Operation Mass erase the 16k x 8 program memory, the Security block and the Bank Select. The contents of every memory location will be returned to FFh Program the 16k program memory
PL
(1)
Write Program Memory Read Program Memory Write Encryption Array Write LB1 Write LB2 Write LB3 Read Lock Bits
ADDR
DIN
PL(3)
L
H
H
H
ADDR
DOU T DIN
H(4)
L
L
H
H
Verify the 16k program memory
ADDR
PL(3)
L
H
L
H
Program the 64 Byte Encryption Array
Don't care Don't care Don't care Don't care
Don't care Don't care Don't care DOU T
PL(3) PL(3) PL(3) H(4)
H H H L
H H L L
H L H L
H L L H
Program LB1 to logic 0 Program LB2 and LB1 to 00b Program LB3, LB2 and LB1 to 000b Verify the lock bits. The lock bits are at address 40h and the three LSBs of the DOUT are the logic value of the lock bits LB3, LB2 and LB1, respectively Program the Option Control Register. Bit 3 of the DIN represents the Watchdog POR default setting. Erase the Option Control Register. This operation will disable the Watchdog reset function on power-up. 30h=Manufacturer ID 31h=Device ID 60h=Device extension FCh= Verify the Option Control Register. Bit 3 of the DOUT is the logic value of the Watchdog POR
Write Don't care Option Control Register Erase Don't care Option Control Register Read ADDR Address 30, 31, 60, FC
DIN
PL(3)
L
H
L
L
Don't care
PL(2)
H
L
L
H
DOU T
H(4)
L
L
L
L
20 of 58
DS89C420
NOTES:
1. Mass erase requires an active low PROG pulse width of 828 ms 2. Erase Option Control Register requires an active low PROG pulse width of 828 ms. 3. Byte program requires an active low PROG pulse width of 100s max.
4.
PROG is weakly pulled to a high internally.
5. P3.2 is pulled low during programming to indicate Busy. P3.2 is pulled high again when programming is completed to indicate Ready. 6. P3.0 is pulled high during programming to indicate an error.
ON-CHIP DATA MEMORY
On-chip data memory is provided by the 1 kbits SRAM and occupies addresses 0000h through 03FFh. The internal data memory is disabled after a power-on reset, and any MOVX instruction will direct the data memory access to the external data memory. To enable the internal data memory, software must configure the Data Memory Enable bits DME1 and DME0(PMR.1-0). See SFR Bit Descriptions in the DS89C420 User's Guide for data memory configurations. Once enabled, MOVX instructions with addresses inside the 1k range will access the on-chip data memory, and addresses exceeding the 1k range will automatically access external data memory. An internal data memory cycle spans only one system clock period to support fast internal execution.
DATA POINTER DECREMENT AND OPTIONS
The DS89C420 incorporates a hardware feature to assist applications that require data pointer decrement. Data pointer Increment/Decrement bits ID0 and ID1 (DPS.6 and DPS.7) define how the INC DPTR instruction functions in relation to the active DPTR (selected by the SEL bit). Setting ID0=1 and SEL=0 enables the decrement operation for DPTR, and execution of the INC DPTR instruction decrements the DPTR contents by 1. Similarly, setting ID1=1 and SEL=1 enables the decrement operation for DPTR1, and execution of the INC DPTR instruction decrements the DPTR1 contents by 1. With this feature, the user can configure the data pointers to operate in four ways for the INC DPTR instruction:
ID1 0 0 1 1 ID0 0 1 0 1 SEL = 0 Inc. DPTR Dec DPTR Inc. DPTR Dec DPTR SEL = 1 Inc. DPTR1 Inc. DPTR1 Dec DPTR1 Dec DPTR1
21 of 58
DS89C420
The active data pointer is always selected by the SEL (DPS.0) bit. The DS89C420 offers a programmable option that allows any instructions related to data pointer to toggle the SEL bit automatically. This option is enabled by setting the Toggle Select Enable Bit (TSL-DPS.5) to a logic 1. Once enabled, the SEL bit is automatically toggled AFTER the execution of one of the following five DPTR related instructions:
INC DPTR MOV DPTR #data16 MOVC A, @A+DPTR MOVX A, @DPTR MOVX @DPTR, A
The DS89C420 also offers a programmable option that automatically increases (or decreases) the contents of the selected data pointer by 1 AFTER the execution of a DPTR related instruction. The actual function (increment or decrement) is dependent on the setting of the ID1 and ID0 bits. This option is enabled by setting the Automatic Increment/Decrement Enable (AID-DPS.4) to a logic 1 and will be affected by one of the following three instructions:
MOVC A, @A+DPTR MOVX A, @DPTR MOVX @DPTR, A
EXTERNAL MEMORY
The DS89C420 executes external memory cycles for code fetches and read/writes of external program and data memory. A non-page external memory cycle is four times slower than the internal memory cycles (i.e., an external memory cycle contains four system clocks). However, a page mode external memory cycle can be completed in one, two or four system clocks for a page hit and two, four or eight system clocks for a page miss, depending on user selection. The DS89C420 also supports a second page mode operation with a different external bus structure that provides for fast external code fetches but uses four system clock cycles for data memory access.
EXTERNAL PROGRAM MEMORY INTERFACE (NON-PAGE MODE)
Figure 3, "External Program Memory Access (non-page mode and CD1:CD0=10)," shows the timing relationship for internal and external code fetches when CD1 and CD0 are set to 10b, assuming the Microcontroller is in non-page mode for external fetches. Note that an external program fetch takes four system clocks, and an internal program fetch requires only one system clock. As illustrated in Figure 3, ALE is de-asserted when executing an internal memory fetch. The DS89C420 provides a programmable user option to turn on the ALE during internal program memory operation. The ALE is automatically enabled for code fetch externally, independent of the setting of this option. PSEN is only asserted for external code fetches, and is inactive during internal execution.
22 of 58
DS89C420
EXTERNAL PROGRAM MEMORY ACCESS CD1:CD0=10) Figure 3
Internal Memory Cycles
(NON-PAGE MODE AND
Ext Memory Cycle
C1 C2 C3 C4
Ext Memory Cycle
C1 C2 C3 C4
XTAL1 ALE PSEN
LSB Add Data LSB Add Data
Port 0
Port 2
MSB Add
MSB Add
EXTERNAL DATA MEMORY INTERFACE IN NON-PAGE MODE OPERATION
Just like the program memory cycle, the external data memory cycle is four times slower than the internal data memory cycle in non-page mode. A basic internal memory cycle contains one system clock and a basic external memory cycle contains four system clocks for non-page mode operation. The DS89C420 allows software to adjust the speed of external data memory access by stretching the memory bus cycle. CKCON (8Eh) provides an application selectable stretch value for this purpose. Software can change the stretch value dynamically by changing the setting of CKCON.2-CKCON.0. Table 8, "Data Memory Cycle Stretch Values," shows the data memory cycle stretch values and their effect on the external MOVX memory bus cycle and the control signal pulse width in terms of the number of oscillator clocks. A stretch machine cycle always contains four system clocks.
DATA MEMORY CYCLE STRETCH VALUES Table 8
RD/WR Pulse Width (in number of oscillator clocks) MD2:MD0 000 001 010 011 100 101 110 111 Stretch Cycles 0 1 2 3 7 8 9 10 4X/2X,CD1,CD0 4X/2X,CD1,CD0= 4X/2X,CD1,CD0= 4X/2X,CD1,CD0= =100 000 X10 X11 0.5 1 2 3 4 5 6 7 1 2 4 6 8 10 12 14 2 4 8 12 16 20 24 28 512 1024 2048 3072 4096 5120 6144 7168
23 of 58
DS89C420
As shown in Table 8, the stretch feature supports eight stretched external data memory access cycles which can be categorized into three timing groups. When the stretch value is cleared to 000b, there is no stretch on external data memory access and a MOVX instruction is completed in two Basic memory cycles. When the stretch value is set to 1, 2, or 3, the external data memory access is extended by 1, 2 or 3 stretch machine cycles, respectively. Note that the first stretch value does not result in adding four system clocks to the control signals. This is because the first stretch uses one system clock to create additional address setup and data bus float time, and one system clock to create additional address and data hold time. When using very slow RAM and peripherals, a larger stretch value (4-7) can be selected. In this stretch category, one stretch machine cycle (4 system clocks) is used to stretch the ALE pulse width, one stretch machine cycle is used to create additional setup and one stretch machine cycle is used to create additional hold time.
PAGE MODE EXTERNAL MEMORY CYCLE
Page mode retains the basic circuitry requirement for original 8051 external memory interface, but alters the configuration of P0 and P2 for the purposes of address output and data I/O during external memory cycles. Additionally, the functions of ALE and PSEN are altered to support this mode of operation. Page mode is enabled by setting the PAGEE (ACON.7) bit to a logic 1. Clearing the PAGEE bit to a logic 0 disables the page mode and the external bus structure defaults to the original 8051 expanded bus configuration (non-page mode). The DS89C420 supports page mode in two external bus structures. The logic value of the page mode select bits in the ACON register determines the external bus structure and the basic memory cycle in number of system clocks. Table 9, "Page Mode Select," summarizes this option. The first three selections use the same bus structure but with different memory cycle time. Setting the select bits to 11b selects another bus structure. Write access to the ACON register requires a timed access.
PAGE MODE SELECT Table 9
Clocks per Memory Cycle PAGES1:PAGES0 00 Page-Hit 1 Page-Miss 2 External Bus Structure P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of address. P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of address. P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of address. P0: Lower address byte. P2: The upper address byte is multiplexed with the data byte. Note: This setting affects external code fetches only; accessing the external data memory requires four clock cycles, regardless of page hit or miss.
01
2
4
10
4
8
11
2
4
24 of 58
DS89C420
The first page mode (page mode 1) external bus structure uses P2 as the primary address bus, (multiplexing both the most significant byte and least significant byte of the address for each external memory cycle) and P0 is used as the primary data bus. During external code fetches, P0 will be held in a high-impedance state by the processor. Opcodes are driven by the external memory onto P0 and latched at the end of the external fetch cycle at the rising edge of PSEN . During external data read/write operations, P0 functions as the data I/O bus. It is held in a high-impedance state for external reads from data memory, and driven with data during external writes to data memory. A page miss occurs when the most significant byte of the subsequent address is different from the last address. The external memory machine cycle can be 2, 4 or 8 system clocks in length for a page miss. A page hit occurs when the most significant byte of the subsequent address does not change from the last address. The external memory machine cycle can be 1, 2 or 4 system clocks in length for a page hit. During a page hit, P2 drives Addr 0-7 of the 16-bit address while the most significant address byte is held in the external address latches. PSEN , RD , and WR will strobe accordingly for the appropriate operation on the P0 data bus. There is no ALE assertion for page hits.
25 of 58
DS89C420
PAGE MODE 1 EXTERNAL MEMORY CYCLE (CD1:CD0=10) Figure 4
Internal Memory Cycles External Memory Cycles
XTAL1 ALE PSEN RD / WR
PAGES=00
Port 0 Port 2
Inst
Inst
MOVX
MOVX
Data
Inst
Data
MSB
LSB
LSB
LSB Page Hit
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
Page Miss
Data Access MOVX executed
Page Miss
Data Access
MOVX executed
ALE PSEN RD / WR Port 0 Port 2
MOVX
PAGES=01
Inst
Data
MSBAdd
Page Miss
LSB Add
LSB Add
Page Hit
MSBAdd
LSB Add
MSBAdd
Page Miss next instruction
Data Access MOVX executed
ALE PSEN RD / WR
PAGES=10
Port 0
Inst
Data
Port 2
MSBAdd
Page Miss
LSB Add
LSB Add
Data Access
During a page miss, P2 drives the Addr [8:15] of the 16-bit address and holds it for the duration of the first half of the memory cycle to allow the external address latches to latch the new most significant address byte. ALE is asserted to strobe the external address latches. During this operation, PSEN , RD , and WR are all held in inactive states and P0 is in a high-impedance state. The following half memory cycle is executed as a page hit cycle and the appropriate operation takes place.
26 of 58
DS89C420
A page miss may occur at set intervals or during external operations that require a memory access into a page of memory that has not been accessed during the last external cycle. Generally, the first external memory access causes a page miss. The new page address is stored internally, and is used to detect a page miss for the current external memory cycle. Note that there are a few exceptions for this mode of operation when PAGES1 and PAGES2 are set to 00b: PSEN is asserted for both page hit and page miss for a full clock cycle The execution of external MOVX instruction causes a page miss, and A page miss occurs when fetching the next external instruction following the execution of an external MOVX instruction. Figure 4, "Page Mode 1 External Memory Cycle (CD1:CD0=10)," shows the external memory cycle for this bus structure. The first case illustrates a back to back execution sequence for one cycle page mode (PAGES1=PAGES0=0b). PSEN remains active during page hit cycles, and page misses are forced during and after MOVX executions, independent of the most significant byte of the subsequent addresses. The second case illustrates a MOVX execution sequence for two cycle page mode (PAGES1=0 and PAGES0=1). PSEN is active for a full clock cycle in code fetches. Note that the page misses in this sequence are caused by changing of the most significant byte of the data address. The third case illustrates a MOVX execution sequence for four cycle page mode (PAGES1=1 and PAGES0=0). There is no page miss in this execution cycle as the most significant byte of the data address is assumed to match the last program address. The second page mode (page mode 2) external bus structure multiplexes the most significant address byte with data on P2, and uses P0 for the least significant address byte. This bus structure is used to speed up external code fetches only. External data memory access cycles are identical to the non-page mode except for the different signals on P0 and P2. Figure 5, "Page Mode 2 External Code Fetch Cycle (CD1:CD0=10)," illustrates the memory cycle for external code fetches.
27 of 58
DS89C420
PAGE MODE 2 EXTERNAL CODE FETCH CYCLE (CD1:CD0=10) Figure 5
Internal Memory Cycles
Page Miss
Ext Code Fetches
Page Hit Page Hit
C1
C2
C3
C4
C1
C2
C1 C2
XTAL1 ALE PSEN Port 0
LSB Add LSB Add LSB Add
Port 2
MSB Add
Data
Data
Data
28 of 58
DS89C420
STRETCH EXTERNAL DATA MEMORY CYCLE IN PAGE MODE
The DS89C420 allows software to adjust the speed of external data memory access by stretching the memory bus cycle in page mode operation just like non-page mode operation. The following tables summarize the stretch values and their effect on the external MOVX memory bus cycle and the control signals' pulse width in terms of the number of oscillator clocks. A stretch machine cycle always contains four system clocks, independent of the logic value of the page mode select bits.
PAGE MODE 1 DATA MEMORY CYCLE STRETCH VALUES (PAGES1:PAGES0=00) Table 10
MD2:MD0 000 001 010 011 100 101 110 111 Stretch Cycles 0 1 2 3 7 8 9 10 RD/WR Pulse Width (in number of oscillator clocks) 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 =100 =000 =X10 =X11 0.125 0.625 1.625 2.625 3.625 4.625 5.625 6.625 0.25 1.25 3.25 5.25 7.25 9.25 11.25 13.25 0.5 2.5 6.5 10.5 14.5 18.5 22.5 26.5 512 2560 6656 10752 14848 18944 23040 27136
PAGE MODE 1 DATA MEMORY CYCLE STRETCH VALUES (PAGES1:PAGES0=01) Table 11
MD2:MD0 000 001 010 011 100 101 110 111 Stretch Cycles 0 1 2 3 7 8 9 10 RD/WR Pulse Width (in number of oscillator clocks) 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 =100 =000 =X10 =X11 0.25 0.5 1 1024 0.75 1.5 3 3072 1.75 3.5 7 7168 2.75 5.5 11 11264 3.75 7.5 15 15360 4.75 9.5 19 19456 5.75 11.5 23 23552 6.75 13.5 27 27648
29 of 58
DS89C420
PAGE MODE 1 DATA MEMORY CYCLE STRETCH VALUES (PAGES1:PAGES0=10) Table 12
MD2:MD0 000 001 010 011 100 101 110 111 Stretch Cycles 0 1 2 3 7 8 9 10 RD/WR Pulse Width (in number of oscillator clocks) 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 =100 =000 =X10 =X11 0.5 1 2 3 4 5 6 7 1 2 4 6 8 10 12 14 2 4 8 12 16 20 24 28 2048 4096 8192 12288 16384 20480 24576 28672
PAGE MODE 2 DATA MEMORY CYCLE STRETCH VALUES (PAGES1:PAGES0=11) Table13
MD2:MD0 000 001 010 011 100 101 110 111 Stretch Cycles 0 1 2 3 7 8 9 10 RD/WR Pulse Width (in number of oscillator clocks) 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 4X/2X,CD1,CD0 =100 =000 =X10 =X11 0.5 1 2 3 4 5 6 7 1 2 4 6 8 10 12 14 2 4 8 12 16 20 24 28 2048 4096 8192 12288 16384 20480 24576 28672
As shown in the above tables, the stretch feature supports eight stretched external data memory access cycles which can be categorized into three timing groups. When the stretch value is cleared to 000b, there is no stretch on external data memory access and a MOVX instruction is completed in two basic memory cycles. When the stretch value is set to 1, 2, or 3, the external data memory access is extended by 1, 2 or 3 stretch memory cycles, respectively. Note that the first stretch value does not result in adding four system clocks to the control signals. This is because the first stretch uses one system clock to create additional address setup and data bus float time, and one system clock to create additional address and data hold time. When using very slow RAM and peripherals, a larger stretch value (4-7) can be selected. In this stretch category, two stretch cycles are used to create additional setup (the ALE pulse width is also stretched by one stretch cycle for page miss) and one stretch cycle is used to create additional hold time. The following timing diagrams illustrate the external data memory access at divide by 1 system clock mode (CD1:CD0=10b).
30 of 58
DS89C420
PAGE MODE 1 EXTERNAL DATA MEMORY ACCESS (PAGES=01, STRETCH=1,CD=10) Figure 6
XTAL1
MOVX Instruction
ALE PSEN RD / WR Port 0 Port 2
Inst Inst MOVX Inst Data Inst Inst
LSB Addr
LSB Addr
MSB Addr
LSB Addr
LSB Addr
LSB Addr
LSB Addr
LSB Addr
Memory Access (Stretch =1)
MOVX Instruction
ALE PSEN RD / WR Port 0
Inst MOVX Inst Data Inst Inst Inst
Port 2
LSB Addr
LSB Addr
MSB Addr
LSB Addr
LSB Addr
LSB Addr
LSB Addr
LSB Addr
MOVX Inst Fetch
Memory Access (Stretch =1)
MOVX Instruction
ALE PSEN RD / WR Port 0 Port 2
Inst MOVX Inst Data Inst Inst Inst
LSB Addr
LSB Addr
LSB Addr
MSB Addr
LSB Addr
LSB Addr
LSB Addr
LSB Addr
MOVX Inst Fetch
Memory Access (Stretch =1)
Figure 6, "Page Mode 1 External Data Memory Access (PAGES=01, Stretch=1,CD=10)," illustrates the external data memory stretch cycle timing relationship when PAGEE=1 and PAGES1:PAGES0=01. The stretched cycle shown is for a stretch value of 1 and is coincident with a page miss. Note that the first stretch value does not result in adding four system clocks to the RD / WR control signals. This is because the first stretch uses one system clock to create additional set-up and one system clock to create additional hold time.
31 of 58
DS89C420
PAGE MODE 1 EXTERNAL DATA MEMORY ACCESS (PAGES=01,STRETCH=4,CD=10) Figure 7
MOVX Instruction (Page miss)
1st Cycle 2nd Cycle 3rd Cycle 4th Cycle 9th Cycle
XTAL1 ALE PSEN RD / WR
Inst Inst Inst Inst Data Inst Inst
Port 0 Port 2
LSB LSB LSB LSB MSB
LSB
LSB
LSB
MOVX Instruction Fetch
Memory Access (Stretch = 4)
MOVX Instruction (Page hit)
ALE PSEN RD / WR
Inst Inst Inst
1st 2nd Cycle Cycle
3rd Cycle
4th Cycle
5th Cycle
9th Cycle
Inst Data
Inst
Inst
Inst
Port 0 Port 2
LSB LSB LSB LSB
LSB
LSB
LSB
LSB
MOVX Instruction Fetch
Memory Access (Stretch = 4)
Figure 7, "Page Mode 1 External Data Memory Access (PAGES=01,Stretch=4,CD=10)," shows the timing relationship for a slow peripheral interface (Stretch value = 4). Note that a page hit data memory cycle is shorter than a page miss data memory cycle. The ALE pulse width is also stretched by a stretch cycle in the case of page miss. The stretched data memory bus cycle timing relationship for PAGES=11 is identical to non-page mode operation since the basic data memory cycle always contains four system clocks in this page mode operation.
32 of 58
DS89C420
INTERRUPTS
The DS89C420 provides 13 interrupt vector sources. All interrupts, with the exception of the Power Fail, are controlled by a series combination of individual enable bits and a global enable (EA) in the Interrupt Enable register (IE.7). Setting EA to a logic 1 allows individual interrupts to be enabled. Setting EA to a logic 0 disables all interrupts regardless of the individual interrupt enable settings. The Power Fail interrupt is controlled by its individual enable only. The interrupt enables and priorities are functionally identical to those of the 80C52 except that the DS89C420 supports five levels of interrupt priorities instead of the original two.
INTERRUPT PRIORITY
There are five levels of interrupt priority: Level 4 to 0. The highest interrupt priority is level 4, which is reserved for the Power Fail interrupt. All other interrupts have individual priority bits in the interrupt priority registers to allow each interrupt to be assigned a priority level from 3 to 0. The Power Fail interrupt always has the highest priority if it is enabled. All interrupts also have a natural hierarchy. In this manner, when a set of interrupts has been assigned the same priority, a second hierarchy determines which interrupt is allowed to take precedence. The natural hierarchy is determined by analyzing potential interrupts in a sequential manner with the order listed in Table 14.
33 of 58
DS89C420
INTERRUPT SUMMARY Table 14
Interrupt Power Fail Ext. Interrupt 0 Timer 0 overflow Ext. Interrupt 1 Timer 1 overflow Serial Port 0 Timer 2 overflow Serial Port 1 Ext. Interrupt 2 Ext. Interrupt 3 Ext. Interrupt 4 Ext. Interrupt 5 Watchdog Vector 33h 03h 0Bh 13h 1Bh 23h 2Bh 3Bh 43h 4Bh 53h 5Bh 63h Natural Order 0 (Highest) 1 2 3 4 5 6 7 8 9 10 11 12 (Lowest) Flag PFI (WDCON.4) IE0 (TCON.1)** TF0 (TCON.5)* IE1 (TCON.3)** TF1 (TCON.7)* RI_0 (SCON0.0) TI_0 (SCON0.1) TF2 (T2CON.7) EXF2 (T2CON.6) RI_1 (SCON1.0) TI_1 (SCON1.1) IE2 (EXIF.4) IE3 (EXIF.5) IE4 (EXIF.6) IE5 (EXIF.7) WDIF (WDCON.3) Enable EPFI(WDCON.5) EX0 (IE.0) ET0 (IE.1) EX1 (IE.2) ET1 (IE.3) ES0 (IE.4) ET2 (IE.5) ES1 (IE.6) EX2 (EIE.0) EX3 (EIE.1) EX4 (EIE.2) EX5 (EIE.3) EWDI (EIE.4) N/A LPX0 (IP0.0) MPX0 (IP1.0) LPT0 (IP0.1) MPT0 (IP1.1) LPX1 (IP0.2) MPX1 (IP1.2) LPT1 (IP0.3) MPT1 (IP1.3) LPS0 (IP0.4) MPS0 (IP1.4) LPT2 (IP0.5) MPT2 (IP1.5) LPS1 (IP0.6) MPS1 (IP1.6) LPX2 (EIP0.0) MPX2 (EIP1.0) LPX3 (EIP0.1) MPX3 (EIP1.1) LPX4 (EIP0.2) MPX4 (EIP1.2) LPX5 (EIP0.3) MPX5 (EIP1.3) LPWDI (EIP0.4) MPWDI (EIP1.4) Priority Control
* Cleared automatically by hardware when the service routine is vectored to. ** If the interrupt is edge triggered, cleared automatically by hardware when the service routine is vectored to. If the interrupt is level triggered, the flag follows the state of the pin. The processor indicates that an interrupt condition occurred by setting the respective flag bit. This bit is set regardless of whether the interrupt is enabled or not. Unless marked in Table 15, all of these flags must be cleared by software.
34 of 58
DS89C420
TIMER/COUNTERS
Three 16-bit timers are incorporated in the DS89C420. All three timers can be used as either counters of external events, where 1 to 0 transitions on a port pin are monitored and counted, or timers that count oscillator cycles. Table 16, "Timer Functions," summarizes the timer functions. Timers 0 and 1 both have three modes of operations. They can each be used as a 13-bit timer/counter, a 16bit timer/counter, or an 8-bit timer/counter with auto-reload. Timer 0 has a fourth operating mode as two 8bit timer/counters without auto-reload. Each timer can also be used as a counter of external pulses on the corresponding T0/T1 pin for 1 to 0 transitions. The mode of operation is controlled by the timer Mode (TMOD) register. Each timer consists of a 16-bit register in two bytes, which can be found in the SFR map as TL0, TH0, TL1 and TH1. Timers 0 and 1 are enabled by the timer Control (TCON) register.
TIMER FUNCTIONS Table 15
Functions Timer/Counter Timer with Capture External Control Pulse Counter Up/Down Auto-reload timer/Counter Baud Rate Generator timer Output Clock Generator Timer 0 13/16/8*/2x8 bit No Yes No No No Timer 1 13/16/8* bit No Yes No Yes No Timer 2 16 bit Yes No Yes Yes Yes
* 8 bit timer/counter includes auto-reload feature. 2x8 bit mode does not. Timer 2 is a true 16-bit timer/counter which, with a 16-bit capture (RCAP2L and RCAP2H) register, is able to provide some unique functions like Up/Down auto-reload timer/Counter and timer output clock generation. timer 2 (registers TL2 and TH2) is enabled by the T2CON register, and its mode of operation is selected by the T2MOD register. Each timer has its selectable timebase, (refer to Table 18, "Effect of Clock Mode on timer Operation in number of oscillator clocks", for details). Following a reset, the timers default to divide by 12 to maintain drop-in compatible with the 8051. If Timer 2 is used as a baud rate generator or clock output, its timebase is fixed at divide by 2, regardless of the setting of its timer mode bits. For details of operation, refer to the High-Speed Microcontroller User's Guide, Section 11: Programmable timers.
35 of 58
DS89C420
TIMED ACCESS
The timed access function provides system control verification to system functions. The timed access function prevents an errant CPU from making accidental changes to certain SFR bits which are considered vital to proper system operation. This is achieved by the use of software control when accessing the following SFR control bits: WDCON.0 WDCON.1 WDCON.3 WDCON.6 EXIF.0 ACON.5 ACON.6 ACON.7 ROMSIZE.0 ROMSIZE.1 ROMSIZE.2 ROMSIZE.3 FCNTL.0 FCNTL.1 FCNTL.2 FCNTL.3 RWT EWT WDIF POR BGS PAGES0 PAGES1 PAGEE RMS0 RMS1 RMS2 RMS3 FC0 FC1 FC2 FC3 Reset Watchdog timer Watchdog Reset Enable Watchdog Interrupt Flag Power-On Reset Flag BandGap Select Page Mode Select bit 0 Page Mode Select bit 1 Page Mode Enable Program Memory Size Select Bit 0 Program Memory Size Select Bit 1 Program Memory Size Select Bit 2 Program RAM Enable Flash Command Bit 0 Flash Command Bit 1 Flash Command Bit 2 Flash Command Bit 3
Before these bits can be altered, the processor must execute the timed access sequence. This sequence consists of writing an AAh to the Timed Access (TA, C7h) register followed by writing a 55h to the same register within three machine cycles. This timed sequence of steps then allows any of the timed accessprotected SFR bits to be altered during the three machine cycles following the writing of the 55h. Writing to a timed access-protected bit outside of these three machine cycles has no effect on the bit. The timed access process is address, data, and time dependent. A processor running out of control and not executing system software will statistically not be able to perform this timed sequence of steps, and as such will not accidentally alter the protected bits. It should be noted that this method should be used in the main body of the system software and never used in an interrupt routine in conjunction with the Watchdog reset. Interrupt routines using the timed access Watchdog reset bit (RWT) can recover a lost system and allow the resetting of the Watchdog, but the system will return to a lost condition once the RETI is executed. Also it is advisable that interrupts be disabled (EA=0) when executing the timed access sequence, since an interrupt during the sequence will add time, making the timed access attempt fail.
POWER MANAGEMENT AND CLOCK DIVIDE CONTROL
The DS89C420 incorporates power management features that monitor the power supply voltage levels and support low power operation with three power saving modes. Such features include a bandgap voltage monitor, Watchdog timer, selectable internal ring oscillator, and programmable system clock speed. The SFRs that provide control and application software access are the Watchdog Control (WDCON,D8h), Extended Interrupt Enable (EIE, E8h), Extended Interrupt Flag (EXIF, 91h) and Power Control (PCON, 87h) registers.
36 of 58
DS89C420
SYSTEM CLOCK DIVIDE CONTROL
The programmable Clock Divide Control bits (CD1 and CD0) provide the processor with the ability to adapt to different crystals and also to slow the system clocks providing lower power operation when required. An on-chip crystal multiplier allows the DS89C420 to operate at two or four times the crystal frequency by setting the 4X/ 2X bit and is enabled by setting the CTM bit to a logic 1. An additional circuit provides a clock source at divide by 1024. When used with a 10 MHz crystal, for example, the processor executes machine cycle in times ranging from 25 ns (divide by 0.25) to 102.4 s (divide by 1024) and maintains a highly accurate serial port baud rate while allowing the use of more cost effective lower frequency crystals. Although the Clock Divide Control bits may be written at any time, certain hardware features have been provided to enhance the use of these clock controls to guarantee proper serial port operation, and also to allow for a high speed response to an external interrupt. The 01b setting of CD1 and CD0 is reserved, and has the same effect as the setting of 10b which forces the system clock into a divide by 1 mode. The DS89C420 defaults to divide by 1 clock mode on all forms of reset. When programmed to the divide by 1024 mode, and the switchback bit (PMR.5: SWB) is also set, the system forces the Clock Divide Control bits to reset automatically to the divide by 1 mode whenever the system has detected externally enabled interrupts. The oscillator divide ratios of 0.25, 0.5 and 1 are also used to provide standard baud rate generation for the serial ports through a forced divide by 12 input clock (TxMH,TxM = 00b, x = 1, 2, or 3) to the timers. When in divide by 1024 mode, in order to allow a quick response to incoming data on a serial port, the system utilizes the switchback mode to automatically revert to divide by 1 mode whenever a start bit is detected. This automatic switchback is only enabled during divide by 1024 mode and all other clock modes are unaffected by interrupts and serial port activity. See Power Management Mode for more details. Use of the divide by 0.25 or 0.5 option via the Clock Divide Control bits requires that the Crystal Multiplier be enabled and the specific system clock multiply value be established by the 4X/ 2X bit in the PMR register. The Multiplier is enabled via the CTM (PMR.4) bit but cannot be automatically selected until a start-up delay has been established via the CKRY bit in the status register. The 4X/ 2X bit can only be altered when the CTM bit is cleared to a logic 0. This prevents the system from changing the multiplier until the system has moved back to the divide by 1 mode and the multiplier has been disabled via the CTM bit. The CTM bit can only be altered when the CD1 and CD0 bits are set to divide by 1 mode and the RGMD bit is cleared to 0. Setting the CTM to a logic 1 from a previous logic 0 automatically clears the CKRY bit in the status register and starts the multiplier start-up time-out in the multiplier start-up counter. During the multiplier start-up period the CKRY bit will remain cleared and the CD1 and CD0 clock controls cannot be set to 00b. The CTM bit is cleared to a logic 0 on all resets. Figure 8 "System Clock sources" gives a simplified description of the generation of the system clocks. Specifics of hardware restrictions associated with the use of the 4X/ 2X CTM, CKRY, CD1 and CD0 bits are outlined in the SFR description.
37 of 58
DS89C420
SYSTEM CLOCK SOURCES Figure 8
4X/2X CTM Clock Multiplier Crystal Oscillator
MUX Divide 1024
System Clock
Ring Oscillator
Ring Enable CD0 CD1
Selector
BANDGAP- MONITORED INTERRUPT AND RESET GENERATION
The power monitor in the DS89C420 monitors the Vcc pin in relation to the on-chip bandgap voltage reference. Whenever VCC falls below VPFW, an interrupt is generated if the corresponding Power Fail interrupt enable bit EPFI (WDCON.5) is set, causing the device to vector to address 33h. The Power-Fail interrupt status bit PFI (WDCON.4) will be set anytime VCC transitions below VPFW, and can only be cleared by software once set. Similarly, as VCC falls below VRST, a reset is issued internally to halt program execution. Following power-up, a power-on reset will initiate a power-on reset time-out before starting program execution. When Vcc is first applied to the DS89C420, the processor is held in reset until VCC > VRST and a delay of 65,536 oscillator cycles has elapsed, to ensure that power is within tolerance and the clock source has had time to stabilize. Once the reset time-out period has elapsed, the reset condition is removed automatically and software execution begins at the reset vector location of 0000h. The Power-On Reset flag POR (WDCON.6) is set to logic 1 to indicate a power-on reset has occurred, and can only be cleared by software. When the DS89C420 enters Stop mode, the bandgap, reset comparator and power fail interrupt comparator are automatically disabled to conserve power if the BGS (EXIF.0) bit is set to a logic 0. This is the lowest power mode resulting in a current of approximately 1 A. If BGS is set to a logic 1, the Stop mode current will be approximately 50 uA. In this mode the Bandgap reference, reset comparator and the power fail comparator are powered up, although in a reduced fashion while in Stop mode.
38 of 58
DS89C420
WATCHDOG TIMER
The Watchdog timer functions as the source of both the Watchdog interrupt and the Watchdog reset. When the clock divider is set to 10b, the interrupt time-out has a default divide ratio of 217 of the crystal oscillator clock, with the Watchdog reset set to time-out 512 clock cycles later. This results in a 33 MHz crystal oscillator producing an interrupt time-out every 3.9718 ms, followed 15.5 s later by a Watchdog reset. The Watchdog timer is reset to the default divide ratio following any reset. Using the WD0 and WD1 bits in the Clock Control (CKCON.6 and 7) register, other divide ratios can be selected for longer Watchdog interrupt periods. All Watchdog timer reset time-outs follow the programmed interrupt time-outs by 512 oscillator cycles. Table 17, "Watchdog Time-Out Value (in number of oscillator clocks)," summarizes the Watchdog bits settings and the time-out values.
WATCHDOG TIME-OUT VALUE (IN NUMBER OF OSCILLATOR CLOCKS) Table 16
Watchdog Interrupt Time-out 1 0 x x x 00 00 01 10 11 215 216 217 217 227 218 219 220 220 230 221 222 223 223 233 224 225 226 226 236 215+512 216+512 217+512 217+512 227+512 Watchdog Reset Time-out 218+512 219+512 220+512 220+512 230+512 221+512 222+512 223+512 223+512 233+512 224+512 225+512 226+512 226+512 236+512 4X/2X CD1:0 WD1:0=00 WD1:0=01 WD1:0=10 WD1:0=11 WD1:0=00 WD1:0=01 WD1:0=10 WD1:0=11
A Watchdog Control (WDCON) SFR is used for programming the functions. EWT (WDCON.1) is the enable for the Watchdog timer reset function and RWT (WDCON.0) is the bit used to restart the Watchdog timer. Setting the RWT bit restarts the timer for another full interval. If the Watchdog timer reset function is masked by the EWT bit and no resets are issued to the timer via the RWT bit, the Watchdog timer will generate interrupt time-outs at a rate determined by the programmed divide ratio. WDIF (WDCON.3) is the interrupt flag set at timer termination and WTRF (WDCON.2) is the reset flag set following a Watchdog reset time-out. The Watchdog interrupt is enabled by the EWDI bit (EIE.4) when it is set to 1. The Watchdog timer reset and interrupt time-outs are measured by counting system clock cycles. An independent Watchdog timer functions as the crystal start-up counter to count 65,536 crystal clock cycles before allowing the crystal oscillator to function as the system clock. This warm-up time is verified by the Watchdog timer following each power-up as well as each time the crystal is restarted following a Stop mode. The Watchdog is also used to establish a start-up time whenever the CTM in the PMR register is set to enable the Crystal 4X/ 2X Multiplier. One of the applications of the Watchdog timer is for the Watchdog to wake up the system from idle mode. The Watchdog interrupt can be programmed to allow a system to wake up periodically to sample the external world.
INTERNAL SYSTEM RESET
An internal system reset can be initiated during in-application programming by writing a system reset command to the FCNTL register. The reset state will be maintained for TBD clock cycles. Once the reset is removed, the on-chip memory banks are reconfigured in an addressing order determined by the logic value of the bank select bit, and the processor resumes execution at 0000h.
39 of 58
DS89C420
EXTERNAL RESET
If the RST input is taken to a logic 1, the device is forced into a reset state. An external reset is accomplished by holding the RST pin high for at least 3 clock cycles while the oscillator is running. Once the reset state is invoked, it will be maintained as long as RST is pulled to logic 1. When the RST is removed, the processor exits the reset state within TBD clock cycles and begins execution at address 0000h. If a RST is applied while the processor is in Stop mode, the RST causes the oscillator to begin running and forces the program counter to 0000h. There is a reset delay of 65,536 clock cycles to allow the oscillator to stabilize. The RST pin is a bidirectional I/O. If a reset is caused by a Power Fail Reset, a Watchdog timer Reset or an Internal System Reset, an output reset pulse is also generated at the RST pin. This reset pulse is asserted as long as an internal reset is asserted and may not be able to drive the reset signal out if the RST pin is connected to an RC circuit. Connecting the RST pin to a capacitor will not affect the internal reset condition.
OSCILLATOR FAIL DETECT
The DS89C420 incorporates an oscillator fail detect circuit which, when enabled, causes a reset if the crystal oscillator frequency falls below 30 kHz and holds the chip in reset with the ring oscillator operating. The circuit is enabled by setting the OFDE (PCON.4) bit to a logic 1. The OFDE bit is only cleared from a logic 1 to a logic 0 by a power fail reset or by software. A reset caused by an oscillator failure also sets the OFDF (PCON.5) to a logic 1. This flag is cleared by software or power-on reset. Note that this circuit will not force a reset when the oscillator is stopped via the software enabled Stop mode.
POWER MANAGEMENT MODE
The power management mode offers a software controllable power saving scheme by providing a reduced instruction cycle speed, which allows the DS89C420 to continue to operate while using an internally divided version of the clock source to save power. Power management mode is invoked by software setting the Clock Divide Control bits CD1 and CD0 (PMR.7-6) bits to 11b, which sets an operating rate of 1024 oscillator cycles for one machine cycle. On all forms of reset, the Clock Divide Control bits default to 10b which selects one oscillator cycle per machine cycle. Since the clock speed choice affects all functional logic including timers, the DS89C420 implements several hardware switchback features that allow the clock speed to automatically return to the divide by 1 mode from a reduced cycle rate. This switchback function is enabled by setting the SWB (PMR.5) bit to a 1 in software. When CD1 and CD0 are programmed to the divide by 1024 mode and the SWB bit is also enabled, the system will force the Clock Divide Control bits to automatically reset to the divide by 1 mode whenever the system detects an externally enabled (and allowed via nesting priorities) interrupt. The switchback will occur whenever one of the two following conditions occur. The first switchback condition is initiated by the detection of a low on either INT0 , INT1 , INT3 , INT5 , or a high on INT2 or INT4 when the respective pin has been programmed and allowed (via nesting priorities) to issue an interrupt. The second switchback condition occurs when either serial port is enabled to receive data and is found to have an active low transition on the respective receive input pin. Serial port transmit activity also forces a switchback if the SWB is set. Note that the serial port activity, as related to the switchback is independent of the serial port interrupt relationship. Any attempt to change the clock divider to the divide by 1024 mode while the serial port is either transmitting or receiving will have no effect, leaving the clock control in the divide by 1 mode. Note also that the switchback interrupt relationship requires that the respective external interrupt source is allowed
40 of 58
DS89C420
to actually generate an interrupt as defined by the priority of the interrupt and the state of the nested interrupts, before the switchback can actually occur. An interrupt by the serial port is not required, nor is the setting of Serial Port Enable. Disabling external interrupts and serial port receive/transmission mode will disable the automatic switchback mode. Clearing the SWB bit also disables the switchback, and all interrupt and serial port controls of the clock divider are disabled. All other clock modes will ignore the switchback relationship and are unaffected by interrupts and serial port activity. The basic divide by 12 mode for the timers (TxMH,TxM = 00b), as well as the divide by 32 and 64 for mode 2 on the Serial Ports, has been maintained when running the processor with the oscillator divide ratio of 0.25, 0.5 and 1. Serial ports and timers track the oscillator cycles per machine cycle when the higher divide ratio of 1024 is selected, and require the switchback function to automatically return to the divide by 1 mode for proper operation when a qualified event occurs. Table 18, "Effect of Clock Mode on Timer Operation (in number of oscillator clocks)," summaries the effect of clock mode on timer operation. It is possible to enable a receive function on a serial port when incoming data is not present and then change to the higher divide ratio. An inactive serial port receive/transmition mode requires the receive input pin to remain high and all outgoing transmissions to be completed. During this inactive receive mode it is possible to change the Clock Divide Control bits from a divide by 1 to a 1024 divide ratio. In the case when the serial port is being used to receive or transmit data it is very important to validate an attempted change in the Clock Divide Control bits (read CD1 and CD0 to verify write was allowed) before proceeding with low power program functions.
EFFECT OF CLOCK MODE ON TIMER OPERATION (IN NUMBER OF OSCILLATOR CLOCKS) Table 19
Osc. cycles per machine cycle Osc. cycles per timers (0,1,2) clock TxMH,TxM= 4X/2X,CD1,CD0 100 000 x01 x10 x11 0.25 0.5 1(reserved) 1 (default) 1,024 12 4 1 2 2048 12 12,288 4 4096 64 65536 32 32768 00 12 12 01 1 2 1x 0.25 0.5 Osc. cycles per timer 2 clock Baud Rate Gen. T2MH,T2M=xx 2 2 SM2=0 12 12 SM2=1 SMOD=0 SMOD=1 1 2 64 64 32 32 Osc. cycles per serial port clock Mode 0 Osc. cycles per serial port clock Mode 2
12,288 4,096 1,024
Note:
x = don't care
41 of 58
DS89C420
RING OSCILLATOR
The DS89C420 incorporates a ring oscillator to allow the processor to recover instantly from the Stop mode. The oscillator typically runs at 10 MHz. When the system is in Stop mode the crystal is disabled. When Stop mode is removed, the crystal requires a period of time to start up and stabilize. To allow the system to begin immediate execution of software following the removal of the Stop mode, the ring oscillator is used to supply a system clock until the crystal start-up time is satisfied. Once this time has passed the ring oscillator is switched off and the system clock is switched over to the crystal oscillator. This function is programmable and is enabled by setting the RGSL bit (EXIF.1) to logic 1. When it is logic 0, the processor will delay software execution until after the 65,536 crystal clock periods. To allow the processor to know whether it is being clocked by the ring or the crystal oscillator, an additional bit termed the RGMD bit indicates which clock source is being used. When the processor is running from the ring, the Clock Divide Control bits (CD1 and CD0 in the PMR register) are locked into the divide by 1 mode (CD1:CD0=10b). The Clock Divide Control bits cannot be changed from this state until after the system clock transitions to the crystal oscillator (RGMD=0).
Note:
The Watchdog is permanently connected to the crystal oscillator and will continue to run at the external clock rate. It is not driven by the ring oscillator.
IDLE MODE
Idle mode suspends the processor by holding the program counter in a static state. No instructions are fetched and no processing occurs. Setting the IDLE bit (PCON.0) to logic 1 invokes the Idle mode. The instruction that executes this step is the last instruction prior to freezing the program counter. Once in Idle mode, all resources are preserved but all peripheral clocks remain active and the timers, Watchdog, Serial Ports and Power Monitor functions continue to operate, so that the processor can exit the Idle Mode using any interrupt sources that are enabled. The oscillator detect circuit also continues to function when enabled. The IDLE bit is cleared automatically once the Idle mode is exited. On returning from the interrupt vector using the RETI instruction, the next address will be the one that immediately follows the instruction that invoked the Idle Mode. Any reset of the processor will also remove the Idle mode.
STOP MODE
The Stop mode disables all circuits within the processor. communication are stopped, and no processing is possible. All on-chip clocks, timers and serial port
Stop mode is invoked by setting the STOP bit (PCON.1) to logic 1. The processor enters the Stop mode on the instruction that sets the bit. The processor can exit Stop mode by using any of the six external interrupts that are enabled. An external reset via the RST pin will unconditionally exit the processor from Stop mode. If the BGS bit is set to logic 1, the bandgap will provide a reset while in Stop mode if Vcc should drop below the Vrst level. If BGS is 0, no reset will be generated if Vcc drops below Vrst. When the stop mode is removed, the processor will wait for TBD us for the internal Flash memory to warmup before starting normal execution. Also, the processor waits for the crystal warm-up period if not using the ring oscillator.
42 of 58
DS89C420
SERIAL I/O
The DS89C420 provides a serial port (UART) that is identical to the 80C52. In addition it includes a second hardware serial port that is a full duplicate of the standard one. This port optionally uses pins P1.2 (RXD1) and P1.3 (TXD1). It has duplicate control functions included in new SFR locations. Both ports can operate simultaneously but can be at different baud rates or even in different modes. The second serial port has similar control registers (SCON1 at C0h, SBUF1 at C1h) to the original. The new serial port can only use timer 1 for timer generated baud rates. Control for serial port 0 is provided by the SCON0 register while its I/O buffer is SBUF0. The registers SCON1 and SBUF1 provide the same functions for the second serial port. A full description of the use and operation of both serial ports may be found in the "High-Speed Microcontroller User's Guide."
INSTRUCTION SET
The DS89C420 instructions are 100% binary compatible with the industry standard 8051, and are only different in the number of machine cycles used for the instructions. There are some special conditions and features to be considered when analyzing the DS89C420 instruction set. Full details are given in the DS89C420 User's Guide. Table 18, "Instruction Set," lists the instructions and the number of clock cycles required for execution in the DS89C420. Note that one additional clock cycle may be required if the PSW, SP, DPS, IE, EIE, IP0, IP1, EIP0, EIP1or IP register is ACTUALLY WRITTEN to by certain DIRECT ADDRESSING instructions. This applies to the instructions marked with an "*". The "JBC Bit" instruction requires one additional clock cycle to clear a bit (if that bit resides in one of the aformentioned SFRs) and if the jump is actually taken..
43 of 58
DS89C420
INSTRUCTION SET Table18
Instruction Arithmetic: ADD A, Rn ADD A, direct ADD A, @Ri ADD A, #data ADDC A, Rn ADDC A, direct ADDC A, @Ri ADDC A, #data SUBB A, Rn SUBB A, direct SUBB A, @Ri SUBB A, #data INC A INC Rn INC direct INC @Ri INC DPTR DEC A DEC Rn DEC direct DEC @Ri MUL AB DIV AB DA A Instruction Code D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 n2 n1 n0 1 1 1 0 1 0 1 i 0 a1 a0 Hex 28-2F 25 Byte 2 26-27 24 Byte 2 38-3F 35 Byte 2 36-37 34 Byte 2 98-9F 95 Byte 2 96-97 94 Byte 2 04 08-0F 05 Byte 2 06-07 A3 14 18-1F 15 Byte 2 16-17 A4 84 D4 1 1 1 2 9 10 2 ((Ri))=((Ri))-1 (B15-8), (A7-0) =(A)x(B) 1 1 0 0 0 0 (B15-8), (A7-0) =(A)/(B) If [(A3-0)>9 or (AC)=1], then (A3-0)=(A3-0)+6 And If [(A7-4)>9 or (c)=1], then (A7-4)=(A7-4)+6 1 1 1 1 2 2 1 1 1 2* ((Ri))=((Ri))+1 (DPTR)=(DPTR)+1 (A)=(A)-1 (Rn)=(Rn)-1 (direct)=(direct)-1 1 1 2 1 1 2* (A)=(A)+1 (Rn)=(Rn)+1 (direct)=(direct)+1 1 2 2 2 (A)=(A)-((Ri))-(C) (A)=(A)-#data-(C) 1 2 1 2 (A)=(A)-(Rn)-(C) (A)=(A)-(direct)-(C) 1 2 2 2 (A)=(A)+((Ri))+(C) (A)=(A)+#data+(C) 1 2 1 2 (A)=(A)+(Rn)+(C) (A)=(A)+(direct)+(C) 1 2 2 2 (A)=(A)+((Ri)) (A)=(A)+#data Bytes 1 2 Cycles 1 2 Explanation (A)=(A)+(Rn) (A)=(A)+(direct)
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 n2 n1 n0 1 1 1 n2 1 1 1 1 n2 1 1 0 1 1 1 1 0 1 0 1 i 0 a1 a0
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 n1 n0 0 1 0 0 0 1 1 0 0 1 0 1 i 0 0 1 i 1 0 1 i 0 a1 a0
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 n1 n0 a1 a0
a7 a6 a5 a4 a3 a2
n2 n1 n0 a1 a0
a7 a6 a5 a4 a3 a2
44 of 58
DS89C420 Instruction Logical: ANL A, Rn ANL A, direct ANL A, @Ri ANL A, #data ANL direct, A ANL direct, #data 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 n2 n1 n0 1 1 1 0 0 0 1 0 1 1 1 i 0 0 1 a1 a0 58-5F 55 Byte 2 56-57 54 Byte 2 52 Byte 2 53 Byte 2 Byte 3 48-4F 45 Byte 2 46-47 44 Byte 2 42 Byte 2 43 Byte 2 Byte 3 68-6F 65 Byte 2 46-67 64 Byte 2 62 Byte 2 63 Byte 2 Byte 3 E4 F4 23 33 03 13 1 1 1 1 1 1 1 1 1 1 1 1 (A)=0 (A)=( A ) (A7-0)=(A6-0,7) (A7-0)=(A6-0),(c) And (c)=(A7) RR A RRC A 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 (A7-0)=(A0,7-1) (A7-0)=(c),(A7-1) And (c)=(A0) 45 of 58 3 3 2 2* (direct)=(direct) XOR A (direct)= (direct) XOR #data 1 2 2 2 (A)=(A) XOR ((Ri)) (A)=(A) XOR #data 1 2 1 2 (A)=(A) XOR (Rn) (A)=(A) XOR (direct) 3 3 (direct)= (direct) OR #data 2 2* (direct)=(direct) OR A 1 2 2 2 (A)=(A) OR ((Ri)) (A)=(A) OR #data 1 2 1 2 (A)=(A) OR (Rn) (A)=(A) OR (direct) 3 3 2 2* (direct)=(direct) AND A (direct)= (direct) AND #data 1 2 2 2 (A)=(A) AND ((Ri)) (A)=(A) AND #data 1 2 1 2 (A)=(A) AND (Rn) (A)=(A) AND (direct) Instruction Code D7 D6 D5 D4 D3 D2 D1 D0 Hex Bytes Cycles Explanation
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 ORL A, Rn ORL A, direct ORL A, @Ri ORL A, #data ORL direct, A ORL direct, #data 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 n2 1 1 1 0 0 a1 a0 a1 a0 n1 n0 0 1 0 1 1 1 i 0 0 1 a1 a0
d7 d6 d5 d4 d3 d2 d1 d0
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 XRL A, Rn XRL A, direct XRL A, @Ri XRL A, #data XRL direct, A XRL direct, #data 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 1 0 0 0 0 0 n2 1 1 1 0 0 a1 a0 a1 a0 n1 n0 0 1 0 1 1 1 i 0 0 1 a1 a0
d7 d6 d5 d4 d3 d2 d1 d0
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 CLR A CPL A RL A RLC A 1 1 0 0 1 1 0 0 1 1 1 1 0 1 0 1 0 0 0 0 1 1 0 0 a1 a0 a1 a0 0 0 1 1 0 0 1 1
d7 d6 d5 d4 d3 d2 d1 d0
DS89C420 Instruction SWAP A Data Transfer: MOV A, Rn MOV A, direct MOV A, @Ri MOV A, #data MOV Rn, A MOV Rn direct MOV Rn, #data MOV direct, A MOV direct, Rn MOV direct1, direct2 MOV direct, @Ri MOV direct, #data 1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 0 1 1 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 0 1 1 0 0 1 0 0 0 1 1 1 0 1 0 n2 n1 n0 1 1 1 0 1 0 1 i 0 a1 a0 E8-EF E5 Byte 2 E6-E7 74 Byte 2 F8-FF A8-AF Byte 2 78-7F Byte 2 F5 Byte 2 88-8F Byte 2 85 Byte 2 Byte 3 86-87 Byte 2 75 Byte 2 Byte 3 F6-F7 A6-A7 76-77 Byte 2 90 Byte 2 Byte 3 93 83 E2-E3 E0 F2-F3 F0 1 1 1 1 1 1 3 3 2 2 2 2 (A)=((A)+(DPTR)) (A)=((A)+(PC)) (A)=((Ri)), Data transfer (A)=((DPTR)), Data transfer MOVX @Ri, A MOVX @DPTR,A 1 1 1 1 1 1 1 1 0 0 0 0 1 0 i 0 ((Ri))=(A), Data transfer ((DPTR))=(A), Data transfer 46 of 58 3 3 (DPH)=#data15-8 (DPL)=#data7-0 1 2 2 1 2 2 ((Ri))=(A) ((Ri))=(direct) ((Ri))=#data 3 3 (direct)=#data 2 2* (direct)=((Ri)) 3 3* (direct1)=(direct2) 2 2* (direct)=(Rn) 2 2* (direct)=(A) 2 2 (Rn)=#data 1 2 1 2 (Rn)=(A) (Rn)=(direct) 1 2 2 2 (A)=((Ri)) (A)=#data 1 2 1 2 (A)=(Rn) (A)=(direct) Instruction Code D7 D6 D5 D4 D3 D2 D1 D0 1 1 0 0 0 1 0 0 Hex C4 Bytes 1 Cycles 1 Explanation (A3-0) <-> (A7-4)
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 n2 n1 n0 n2 n1 n0 a1 a0 n2 n1 n0 1 0 1
a7 a6 a5 a4 a3 a2
d7 d6 d5 d4 d3 d2 d1 d0 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 1 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 1 0 0 1 0 1 0 1 0 0 1 1 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 MOV @Ri, A MOV @Ri, direct MOV @Ri, #data MOV DPTR, #data16 MOVC A, @A+DPTR MOVC A, @A+PC MOVX A, @Ri MOVX A,@DPTR 1 1 0 1 1 0 1 0 1 1 1 0 1 0 1 1 0 0 1 0 1 1 1 0 a1 a0 a1 a0 0 1 a1 a0 a1 a0 1 0 i 1 a1 a0 a1 a0 1 1 1 0 i i i 0
n2 n1 n0
d7 d6 d5 d4 d3 d2 d1 d0
d7 d6 d5 d4 d3 d2 d1 d0 d15d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 1 1 1 1 0 0 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 i 0
DS89C420 Instruction PUSH direct POP direct XCH A, Rn XCH A, direct XCH A, @Ri XCHD A, @Ri Boolean: CLR C CLR bit SETB C SETB bit 1 1 1 1 1 1 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 0 1 0 C3 C2 Byte 2 D3 D2 Byte 2 B3 1 1 (C) = (C) 1 2 1 2* (C)=1 (bit)=1 1 2 1 2* (C)=0 (bit)=0 Instruction Code D7 D6 D5 D4 D3 D2 D1 D0 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 a7 a6 a5 a4 a3 a2 a7 a6 a5 a4 a3 a2 1 1 1 a1 a0 a1 a0 0 1 1 1 i i Hex C0 Byte 2 D0 Byte 2 C8-CF C5 Byte 2 C6-C7 D6-D7 1 1 3 3 (A) ((Ri)) (A3-0) ((Ri 3-0)) 1 2 2 3 2 2* Bytes 2 Cycles 2 Explanation (SP)=(SP)+1, ((SP))=(direct) (direct)=((SP)), (SP)=(SP)-1 (A) (Rn) (A) (direct)
n2 n1 n0 a1 a0
a7 a6 a5 a4 a3 a2
b7 b6 b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0 CPL C 1 0 1 1 0 0 1 1
CPL bit ANL C, bit ANL C,
10110010 b7 b6 b5 b4 b3 b2 b1 b0 10000010 b7 b6 b5 b4 b3 b2 b1 b0 10110000 b7 b6 b5 b4 b3 b2 b1 b0 01110010 b7 b6 b5 b4 b3 b2 b1 b0 10100000 b7 b6 b5 b4 b3 b2 b1 b0 10100 010 b7 b6 b5 b4 b3 b2 b1 b0 1 0 01 0 0 1 0
B2 Byte 2 82 Byte 2 B0 Byte 2 72 Byte 2 A0 Byte 2 A2 Byte 2 92 Byte 2 Byte 1 Byte 2
2 2 2 2 2 2 2
2* 2 2 2 2 2 2
(bit)=( bit ) (C)=(C) AND (bit) (C)=(C) AND (bit) (C)=(C) OR (bit) (C)=(C) OR (bit) (C)=(bit) (bit)=(C)
bit
ORL C, bit ORL C,
bit
MOV C, bit MOV bit, C
Branching:
ACALL addr11
a10 a9 a8 1 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0
2
2
(PC)=(PC)+2 (SP)=(SP)+1 ((SP))=(PC7-0) (SP)=(SP)+1 ((SP))=(PC15-8) (PC10-0)=addr11
47 of 58
DS89C420
Instruction Instruction Code D7 D6 D5 D4 D3 D2 D1 D0 Hex Bytes Cycles Explanation
LCALL addr16
00010010 a15a14 a13 a12 a11 a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0
12 Byte 2 Byte 3
3
3
(PC)=(PC)+3 (SP)=(SP)+1 ((SP))=(PC7-0) (SP)=(SP)+1 ((SP))=(PC15-8) (PC)=addr16 (PC15:8)=((SP)) (SP)=(SP)-1 (PC7:0)=((SP)) (SP)=(SP)-1 (PC15:8)=((SP)) (SP)=(SP)-1 (PC7:0)=((SP)) (SP)=(SP)-1 (PC)=(PC)+2 (PC10-0)=addr11 (PC)=addr16
RET
0
0
1
0
0
0
1
0
22
1
3
RETI
0
0
1
1
0
0
1
0
32
1
3
AJMP addr11 LJMP addr16
a10 a9 a8 0 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0 00000010 a15a14 a13 a12 a11 a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 10000000 r7 r6 r5 r4 r3 r2 r1 r0 0 1 1 1 0 0 1 1 01100000 r7 r6 r5 r4 r3 r2 r1 r0 01110000 r7 r6 r5 r4 r3 r2 r1 r0 01000000 r7 r6 r5 r4 r3 r2 r1 r0 0 r7 1010000 r6 r5 r4 r3 r2 r1 r0
Byte 1 Byte 2 02 Byte 2 Byte 3 80 Byte 2 73 60 Byte 2 70 Byte 2 40 Byte 2 50 Byte 2 20 Byte 2 Byte 3 30 Byte 2
2 3
2 3
SJMP rel JMP @A+DPTR JZ rel
2 1 2
3 3 3
(PC)=(PC)+2 (PC)=(PC)+rel (PC)=(A)+(DPTR) (PC)=(PC)+2, If (A)=0, then (PC)=(PC)+rel (PC)=(PC)+2, If (A)<>0, then (PC)=(PC)+rel (PC)=(PC)+2, If (c)=1, then (PC)=(PC)+rel (PC)=(PC)+2, If (c)=0, then (PC)=(PC)+rel (PC)=(PC)+3, If (bit)=1, then (PC)=(PC)+rel (PC)=(PC)+3, If (bit)=0, then (PC)=(PC)+rel
JNZ rel
2
3
JC rel
2
3
JNC rel
2
3
JB bit, rel
0 0100000 b7 b6 b5 b4 b3 b2 b1 b0 r7 r6 r5 r4 r3 r2 r1 r0 00110000 b7 b6 b5 b4 b3 b2 b1 b0 r7 r6 r5 r4 r3 r2 r1 r0
3
4
JNB bit, rel
3
4
48 of 58
DS89C420
Instruction Instruction Code D7 D6 D5 D4 D3 D2 D1 D0 Hex Bytes Cycles Explanation
JBC bit, rel
00010000 b7 b6 b5 b4 b3 b2 b1 b0 r7 r6 r5 r4 r3 r2 r1 r0 10110101 a7 a6 a5 a4 a3 a2 a1 a0 r7 r6 r5 r4 r3 r2 r1 r0
10 Byte 2 Byte 3 B5 Byte 2 Byte 3
3
4*
(PC)=(PC)+3, If (bit)=1, then (bit)=0 and (PC)=(PC)+rel (PC)=(PC)+3, If (direct)<(A), then (c)=0 and (PC)=(PC)+rel, Or if (direct)>(A) then (c)=1 and (PC)=(PC)+rel (PC)=(PC)+3, If #data<(A), then (c)=0 and (PC)=(PC)+rel, Or if #data>(A) then (c)=1 and (PC)=(PC)+rel (PC)=(PC)+3, If #data<(Rn), then (c)=0 and (PC)=(PC)+rel, Or if (#data)>(Rn) then (c)=1 and (PC)=(PC)+rel (PC)=(PC)+3, If (#data)<((Ri)), then (c)=0 and (PC)=(PC)+rel, Or if (#data)>((Ri)) then (c)=1 and (PC)=(PC)+rel
CJNE A, direct, rel
3
5
CJNE A, #data, rel
10110100 d7 d6 d5 d4 d3 d2 d1 d0 r7 r6 r5 r4 r3 r2 r1 r0
B4 Byte 2 Byte 3
3
4
CJNE Rn, #data, rel
1 0 1 1 0 n2 n1 n0 d7 d6 d5 d4 d3 d2 d1 d0 r7 r6 r5 r4 r3 r2 r1 r0
B8-BF Byte 2 Byte 3
3
4
CJNE Ri, #data, rel
1011011i d7 d6 d5 d4 d3 d2 d1 d0 r7 r6 r5 r4 r3 r2 r1 r0
B6-B7 Byte 2 Byte 3
3
5
DJNZ Rn, rel
1 1 0 1 1 n2 n1 n0 r7 r6 r5 r4 r3 r2 r1 r0
D8-DF Byte 2
2
4
(PC)=(PC)+2, (Rn)=(Rn)-1, If (Rn)<>0, then (PC)=(PC)+rel (PC)=(PC)+3, (direct)=(direct)-1, If (direct)<>0, then (PC)=(PC)+rel (PC)=(PC)+1
DJNZ direct, rel
11010101 a7 a6 a5 a4 a3 a2 a1 a0 r7 r6 r5 r4 r3 r2 r1 r0 0 0 0 0 0 0 0 0
D5 Byte 2 Byte 3 00
3
5
NOP
1
1
49 of 58
DS89C420
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground Voltage on Vcc relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to (Vcc + 0.5V) -0.3V to +6.0V -40OC to + 85OC -55OC to + 125OC 260OC for 10 Seconds
* This is a stress rating only and functional operation of the device at these or other conditions above those indicated in the operations sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS Table 29
Parameter
Supply Voltage Power Fail Warning Min Operating Voltage Supply Current Active Mode @ 50 MHz Supply Current Idle Mode @ 50 MHz Supply Current Stop Mode Band-gap Disabled Supply Current Stop Mode Bandgap Enabled Input Low Level Input High Level Input High Level XTAL and RST Output Low Voltage, Port 1 and 3 @ IOL=1.6 mA
Symbol Min
VCC VPFW VRST ICC IIDLE ISTOP ISPBG VIL VIH VIH2 VOL1 VOL2 VOH1 VOH2 VOH3 IIL ITL IL IL RRST -10 -300 50 2.4 2.4 2.4 -0.3 2.0 3.5 4.5 4.25 4.0
Typ
5.0 4.38 4.13 100 15 10 75
Max
5.5 4.5 4.25
Units Notes
V V V mA mA A A 1 1 1 2 3 4 4 1 1 1 1 1 1, 6 1, 7 1, 5
+0.8 VDD+0.3 VDD+0.3 0.15 0.15 0.45 0.45
V V V V V V V V
Output Low Voltage, Port 0 and 2, ALE, @ IOL=3.2 mA
PSEN PSEN
Output High Voltage, Port 1, 2 and 3, ALE, @ IOH=-50 uA Output High Voltage, Port 1, 2 and 3
IOH=-1.5 mA
Output High Voltage, Port 0 in Bus Mode @ IOH=-8 mA Input Low Current, Port 1, 2 and 3, @ 0.45V
-55 -650 +10 +300 170
A A A A k 8 10 9 10
Transition Current from 1 to 0, Port 1, 2 and 3 @ 2V Input Leakage Current, Port 0 in I/O Mode and EA Input Leakage Current, Port 0 in Bus Mode RST Pull-down Resistance
50 of 58
DS89C420
NOTES:
1. All voltages are referenced to ground. 2. Active current is measured with a 50 MHz clock source driving XTAL1, Vcc= RST =5.5V. All other pins disconnected. 3. Idle Mode current measured with a 50 MHz clock source driving XTAL1, Vcc =5.5V, RST at ground. All other pins disconnected. 4. Stop Mode measured with XTAL and RST grounded, Vcc = 5.5V. All other pins disconnected. This value is not guaranteed. Users who are sensitive to this specification should contact Dallas Semiconductor for more information. 5. When addressing external memory. 6. RST =5.5V. This condition mimics the operation of pins in I/O mode. Port 0 is tri-state in reset and when in a logic high state during I/O mode. 7. During a 0 to 1 transition, a one shot drives the ports hard for two clock cycles. This measurement reflects a port pin in transition mode. 8. Ports 1, 2 and 3 source transition current when being pulled down externally. The current reaches its maximum at approximately 2V. 9. 0.45VAC CHARACTERISTICS Table 20
Parameter Symbol Min Max Units
Operating Clock Frequency ALE Pulse Width Port 0 Address Valid to ALE Low Address hold after ALE Low ALE Low to PSEN Low ALE Low to Valid Instruction In PSEN Pulse Width PSEN Low to Valid Instruction In Input Instruction Hold after PSEN Input Instruction Float after PSEN Port 0 Address to Valid Instruction In Port 2 Address to Valid Instruction In PSEN Low to Address Float
1/tCLCL tLHLL tAVLL tLLAX1 tLLPL tLLIV tPLPH tPLIV tPXIX tPXIZ tAVIV tAVIV2 tPLAZ
0 1.5tCLCL -5 0.5tCLCL -5 0.5tCLCL -5 0.5tCLCL -5
50
2.5tCLCL -20 2 tCLCL -5 2tCLCL -20 0 tCLCL -5 3tCLCL -20 3.5tCLCL -25 0
MHz ns ns ns ns ns ns ns ns ns ns ns ns
The data given in Table 20 is for 4 clocks per cycle operation. Values for other modes are detailed in the DS89C420 User's Guide. All parameters apply to both commercial and industrial temperature operation unless otherwise noted. All signals characterized with load capacitance of 80 pF except port 0, ALE, PSEN , RD and WR with 100 pF. Interfacing to memory devices with float times (turn off times) over 35 ns may cause bus contention. This will not damage the part but will cause an increase in operating current.
51 of 58
DS89C420
MOVX AC CHARACTERISTICS Table 21
Parameter Symbol Min Max Units Stretch
Data Access ALE Pulse Width Address Hold after ALE Low for MOVX Write RD Pulse Width WR Pulse Width
RD Low to Valid Data In
tLHLL2 tLLAX2 tRLRH tWLWH tRLDV tRHDX tRHDZ tLLDV
1.5 tCLCL -5 0.5 tCLCL -5 2 tCLCL -5 (2SV) tCLCL -10 2 tCLCL -5 (2SV) tCLCL -10 tMCS -20 0 tCLCL -5 (SV+1) tCLCL -5 2.5 tCLCL -20 (SV+2.5) tCLCL 40 3 tCLCL -20 (SV+2.5) tCLCL 20 3.5 tCLCL -20 (SV+3) tCLCL -20 0.5 tCLCL +5 (SV) tCLCL +5
ns ns ns ns ns ns ns ns SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1 SV=0 SV>1
Data Hold after Read Data Float after Read ALE Low to Valid Data In
Port 0 Address to Valid Data In
tAVDV1
ns
Port 2 Address to Valid Data In ALE Low to RD / WR Low Port 0 Address to RD / WR Low Port 2 Address to RD / WR Low Data Valid to WR Transition Data Hold after Write
RD Low to Address Float RD or WR High to ALE High
tAVDV2 tLLWL tAVWL1 tAVWL2 tQVWX tWHQX tRLAZ tWHLH 0.5 tCLCL -5 (SV) tCLCL -5 tCLCL -5 (SV+1) tCLCL -5 1.5tCLCL-10 (SV+1.5) tCLCL -10 -5 tCLCL -5 (SV+1) tCLCL -5 0 (SV) tCLCL -5
ns ns ns ns ns ns
-0.5 tCLCL -5 10 (SV) tCLCL +5
ns ns
NOTE:
SV is the Stretch Value represented by the setting of MD2:0 bits for the stretch data memory cycle as shown in Table 22.
52 of 58
DS89C420
STRETCH VALUES Table 22
MD2 0 0 0 0 1 1 1 1 MD1 0 0 1 1 0 0 1 1 MD0 0 1 0 1 0 1 0 1 Stretch Value (SV) 0 1 2 3 4 5 6 7
EXTERNAL CLOCK CHARACTERISTICS Table 23
Parameter Clock High Time Clock Low Time Clock Rise Time Clock Fall Time Symbol tCHCX tCLCX tCLCH tCHCL Min 6 6 Max Units ns ns ns ns
4 4
SERIAL PORT MODE 0 TIMING CHARACTERISTICS Table 24
Parameter Symbol Min Typ Max Units
Clock Cycle Time SM2=0 SM2=1 Output Data Setup to Clock Rising SM2=0 SM2=1 Output Data Hold to Clock Rising SM2=0 SM2=1 Input Data Hold after Clock Rising SM2=0 SM2=1 Clock Rising Edge to Input Data Valid SM2=0 SM2=1
tXLXL 12tCLCL 4tCLCL tQVXH 12tCLCL 4tCLCL tXHQX 12tCLCL 4tCLCL tXHDX 12tCLCL 4tCLCL tXHDV 12tCLCL 4tCLCL ns ns ns ns ns
NOTE:
SM2 is the Serial Port 0 Mode Bit 2. When Serial Port 0 is operating in mode 0 (SM0=SM1=0), SM2 determines the number of crystal clocks in a serial port clock cycle.
53 of 58
DS89C420
POWER CYCLE TIMING CHARACTERISTICS Table 26
Parameter Crystal Start-up Time Power-on Reset Delay Symbol tCSU tPOR Min Typ 1.8 Max Units ms tCLCL Notes 1 2
65536
NOTES:
1. Start-up time for a crystal varies with load capacitance and manufacturer. Time shown is for an 11.0592 MHz crystal manufactured by Fox Electronics. 2. Reset delay is a synchronous counter of crystal oscillations during crystal start-up. At 50 MHz, this time is 1.310 ms.
FLASH MEMORY CHARACTERISTICS Table 27
Parameter Symbol Min Typ Max Units
Programming Voltage Programming Supply Current Address Setup to PROG Low Address Hold after PROG Data Setup to PROG Low Data Hold after PROG PROG Pulse Width Address to Data Valid Enable Low to Data Valid Data Float after Enable PROG High to PROG Low
VPP IPP tAVGL tGHAX tDVGL tGHDX tGLGH tAVQV tELQV tEHQZ tGHGL
4.5 20 20 20 20 85
5.5 40
V mA ns
s
ns ns 16 100 15 15 2
s s
ns
s s
0 6
54 of 58
DS89C420
40-PIN PDIP (600-MIL)
DIMENSIONS ARE IN INCHES.
PKG DIM A A1 A2 b c D E E1 e L eB
.
40-PIN MAX MIN 0.015 0.140 0.014 0.008 1.980 0.600 0.530 0.090 0.115 0.600 0.200 0.160 0.022 0.012 2.085 0.625 0.555 0.110 0.145 0.700
56-G5000-000
55 of 58
DS89C420
44-PIN PLCC NOTES:
1. Pin-1 identifier to be located in zone indicated 2. Controlling dimensions are in inches
56 of 58
DS89C420
44 PIN TQFP
57 of 58
DS89C420
REVISION HISTORY
September 22, 2000 Original Issue
58 of 58

▲Up To Search▲

Price & Availability of DS89C420

	To Download DS89C420 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .